Design Benefits of Self-Cascode Configuration for Analog Applications in 28nm FDSOI technology

Martins d'Oliveira, Ligia;de Souza, Michelly;Kilchytska, Valeriya;Flandre, Denis
(2018) 2018 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon EUROSOI-ULIS 2018 — Location: Granada (Spain) (19.March.2018)

Files

DesignBenefitsofSelf-CascodeConfigurationforAnalogApplicationsin28nmFDSOITechnology.pdf
  • Open Access
  • Adobe PDF
  • 479.4 KB
Download

Details

Authors
  • Martins d'Oliveira, LigiaUCLouvain
    Author
  • de Souza, MichellyCentro Universitario FEI, Sao Bernardo do Campo/Brazil
    Author
  • Kilchytska, ValeriyaUCLouvain
    Author
  • Flandre, DenisUCLouvain
    Author
Abstract
This paper showcases SPICE simulated results of single transistors and self-cascode (SC) associations of UTBB transistors from 28FDSOI technology by ST-Microelectronics with a focus on analog integrated circuit design. This comparison demonstrates significant improvement of the voltage gain for the SC association without compromising the transconductance, especially when featuring asymmetric threshold voltages (Asymmetric Self-Cascode – A-SC).
Affiliations

Citations

  • APA
  • Chicago
  • FWB

Martins d’Oliveira, L., de Souza, M., Kilchytska, V., & Flandre, D. (2018). Design Benefits of Self-Cascode Configuration for Analog Applications in 28nm FDSOI technology. 2018 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon EUROSOI-ULIS 2018, Granada (Spain). https://hdl.handle.net/2078.5/226732