Design of a Branch-Based Carry-Select Adder IP Portable in 0.25 µm Bulk and Silicon-On-Insulator CMOS Technologies

Nève de Mévergnies, Amaury;Flandre, Denis
(2002) Soc Design Methodologies - IFIP TC10/WG 10.5 - Eleventh International Conference on Very Large Scale Integration of Systems-on-Chip (VLSI-SOC′01) December 3-5, 2001, Montpellier, France — ISBN: [1-4020-7148-5], p. 169-180, published

Files

No attached file found for this publication.

Details

Authors
  • Nève de Mévergnies, AmauryUCLouvain
    Author
  • Flandre, DenisUCLouvain
    Author
Abstract
By reducing the parasitic node capacitances, the Branch-Based Logic design style can increase the performances of digital circuits. In order to benefit from the full potential of the design style and to be able to port it to different technologies, it is important to take into account the specific features of each technology. We investigate the case of three advanced 0.25 µm CMOS technologies: bulk, Partially-Depleted SOI and Fully-Depleted SOI. The design of a 16-bit carry-select Branch-Based adder IP is discussed. The Branch-Based adder shows lower consumption compared to an implementation with conventional CMOS logic gates.
Affiliations

Citations

  • APA
  • Chicago
  • FWB

Nève de Mévergnies, A., & Flandre, D. (2002). Design of a Branch-Based Carry-Select Adder IP Portable in 0.25 µm Bulk and Silicon-On-Insulator CMOS Technologies. In Michel Robert, Bruno Rouzeyre, Christian Piguet, Marie-Lise Flottes (ed.), Soc Design Methodologies - IFIP TC10/WG 10.5 - Eleventh International Conference on Very Large Scale Integration of Systems-on-Chip (VLSI-SOC′01) December 3-5, 2001, Montpellier, France (p. p. 169-180). Kluwer Academic Publishers. https://hdl.handle.net/2078.5/40885