de Souza, M., Pavanello, M. A., & Flandre, D. (2006). Submicrometer graded-channel SOI MOSFET modeling for low temperature analog circuit design. Proceedings of the Seventh International Workshop on Low Temperature Electronics, WOLTE-7. Seventh International Workshop on Low Temperature Electronics, WOLTE-7, Noordwijk (The Netherlands). https://hdl.handle.net/2078.5/253422