Comparison of Asymmetric Self-Cascode and Graded-Channel Structures for High Performance Analog SOI MOSFETs

de Souza, Michelly;Flandre, Denis;Pavanello, Marcelo Antonio
(2012) Ninth Workshop of the Thematic Network on Silicon on Insulator Technology, Devices and Circuits (EUROSOI 2012) — Location: La Grande Motte (France) (24.January.2012)

Files

No attached file found for this publication.

Details

Authors
  • de Souza, MichellyCentro Universitario da FEI
    Author
  • Author
  • Pavanello, Marcelo AntonioCentro Universitario da FEI
    Author
Affiliations

Citations

de Souza, M., Flandre, D., & Pavanello, M. A. (2012). Comparison of Asymmetric Self-Cascode and Graded-Channel Structures for High Performance Analog SOI MOSFETs. Proceedings of the Ninth Workshop of the Thematic Network on Silicon on Insulator Technology, Devices and Circuits (EUROSOI 2012). Published. Ninth Workshop of the Thematic Network on Silicon on Insulator Technology, Devices and Circuits (EUROSOI 2012), La Grande Motte (France). https://hdl.handle.net/2078.5/253260