Analytical Modeling of Double Gate Graded-Channel SOI Transistors for Analog Applications
(2009) International Symposium on Silicon on Insulator Technology and Devices 2009 — Location: San Francisco (USA) (24.May.2009)
Files
No attached file found for this publication.
Details
- Authors
- Affiliations
Centro Universitário da FEI Department of Electrical Engineering CINVESTAV Department of Electrical Engineering
Citations
Ferreira, F. A. L. P., Pavanello, M. A., Cerdeira, A., & Flandre, D. (2009). Analytical Modeling of Double Gate Graded-Channel SOI Transistors for Analog Applications. Electrochemical Society. Proceedings, 139-144. https://hdl.handle.net/2078.5/253054 (Original work published 2009)