SleepWalker: a 25-MHz 0.4-V sub-mm² 7-µW/MHz microcontroller in 65-nm LP/GP CMOS for low-carbon wireless sensor nodes
(2013) IEEE Journal of Solid State Circuits — Vol. vol. 48, n° no. 1, p. pp 20-32 (2013)
Files
Bol-JSSC13.pdf
Closed Access - Adobe PDF
- 2.56 MB
Bol-JSSC13.pdf
Restricted Access - Adobe PDF
- 2.56 MB
Details
- Authors
Legat, Jean-Didier 
- Abstract
- Integrated circuits for wireless sensor nodes (WSNs) targeting the Internet-of-Things (IoT) paradigm require ultralow-power consumption for energy-harvesting operation and low die area for low-cost nodes. As the IoT calls for the deployment of trillions of WSNs, minimizing the carbon footprint for WSN chip manufacturing further emerges as a third target in a design-for-the-environment (DfE) perspective. The SleepWalker microcontroller is a 65-nm ultralow-voltage SoC based on the MSP430 architecture capable of delivering increased speed performances at 25 MHz for only 7 μW/MHz at 0.4 V. Its sub-mm2 die area with low external component requirement ensures a low carbon footprint for chip manufacturing. SleepWalker incorporates an on-chip adaptive voltage scaling (AVS) system with DC/DC converter, clock generator, memories, sensor and communication interfaces, making it suited for WSN applications. An LP/GP process mix is fully exploited for minimizing the energy per cycle, with power gating to keep stand-by power at 1.7 μW. By incorporating a glitch-masking instruction cache, system power can be reduced by up to 52%. The AVS system ensures proper 25-MHz operation over process and temperature variations from -40 °C to +85 °C, with a peak efficiency of the DC/DC converter above 80%. Finally, a multi-Vt clock tree reduces variability-induced clock skew by 3 × to ensure robust timing closure down to 0.3 V.
- Affiliations
Citations
Bol, D., De Vos, J., Hocquet, C., Botman, F., Boyd, S. P., Flandre, D., & Legat, J.-D. (2013). SleepWalker: a 25-MHz 0.4-V sub-mm² 7-µW/MHz microcontroller in 65-nm LP/GP CMOS for low-carbon wireless sensor nodes. IEEE Journal of Solid State Circuits, vol. 48(no. 1), pp 20-32. https://doi.org/10.1109/JSSC.2012.2218067 (Original work published 2013)