Ultra-low-power analog and digital circuits and microsystems using disruptive ultra-low-leakage design techniques

Flandre, Denis;Bulteel, Olivier;Gosset, Geoffroy;Rue, Bertrand;Bol, David
(2012) 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS 2012) — Location: Playa del Carmen (Mexico) (14.March.2012)

Files

Ultra-low-poweranaloganddigitalcircuitsandmicrosystemsusingdisruptiveultra-low-leakagedesigntechniques.pdf
  • Restricted Access
  • Adobe PDF
  • 1.11 MB

Details

Authors
  • Author
  • Bulteel, OlivierUCLouvain
    Author
  • Gosset, GeoffroyUCLouvain
    Author
  • Rue, BertrandUCLouvain
    Author
  • Bol, Davidorcid-logoUCLouvain
    Author
Abstract
In this paper, we describe circuits and microsystems applications of a disruptive ultra-low-leakage design technique for drastically reducing the off current in CMOS analog and digital functions without reducing the functional performance. The technique uses a pair of source-connected n- and p-MOSFETs, implementing an auto-bias of the stand-by gate-to-source voltage of the nMOS transistor at a negative voltage and that of the p-device at a positive level, thereby reducing the off current towards its physical limits. Changing the gate and drain connections, we propose a series of ultra-low-power basic blocks : a 2-terminal diode, a 3-terminal transistor and a voltage follower. These blocks can be combined to yield a 7-transistor SRAM cell and an MTCMOS latch with record low stand-by leakage but still high-speed performance, as well as high-efficiency power-management units for RF and PV energy harvesting and a microwatt interface for implanted capacitive sensors.
Affiliations

Citations

Flandre, D., Bulteel, O., Gosset, G., Rue, B., & Bol, D. (2012). Ultra-low-power analog and digital circuits and microsystems using disruptive ultra-low-leakage design techniques. Proceedings of the 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS 2012), 1-2. https://doi.org/10.1109/ICCDCS.2012.6188884