Efficient Multiple-Valued Signed-Digit Full Adder Based on NDR MOS Structures and its Application to an N-bit Current-Mode Constant-Time Adder
(2007) Journal of Multiple-Valued Logic and Soft Computing — Vol. 13, n° 1-2, p. 61-77 (2007)
Files
No attached file found for this publication.
Details
- Authors
Legat, Jean-Didier 
- Abstract
- In this article, we present an efficient implementation for the current-mode radix-2 Signed-Digit Full Adder (SDFA). It is based on negative-differential-resistance (NDR) MOS structures. Simulations have been carried out using a 0.13-mu m SOI CMOS technology. Since it uses Dynamic Current-Mode Logic (DyCML) comparators and features a dual-rail structure, the NDR-MOS SDFA shows a higher speed and lower power consumption than previously reported implementations. It can be used to design an N-bit constant-time adder with a 227-ps delay and a power consumption of 33 mu W per digit at 2-GHz clock frequency. The 64-bit version exhibits higher performance than a state-of-the-art fully optimized 64-bit carry-select adder implemented on the same technology.
- Affiliations
Citations
Bol, D., Hassoune, I., Levacq, D., Flandre, D., & Legat, J.-D. (2007). Efficient Multiple-Valued Signed-Digit Full Adder Based on NDR MOS Structures and its Application to an N-bit Current-Mode Constant-Time Adder. Journal of Multiple-Valued Logic and Soft Computing, 13(1-2), 61-77. https://hdl.handle.net/2078.5/252647 (Original work published 2007)