Low-noise SOI Hall devices
(2003) SPIE Fluctuations and Noise Symposium — Location: Santa Fe (USA) (1.June.2003)
Files
No attached file found for this publication.
Details
- Authors
- Abstract
- Hall sensors are used in a very wide range of applications. A very demanding one is electrical current measurement for metering purposes. In addition to high precision and stability, a sufficiently low noise level is required. Cost reduction through sensor integration with low-voltage/low-power electronics is also desirable. The purpose of this work is to investigate the possible use of SOI (Silicon On Insulator) technology for this integration. We have fabricated SOI Hall devices exploring a wide range of silicon layer thickness and doping level. We show that noise is influenced by the presence of LOCOS and p-n depletion zones near the edges of the active zones of the devices. A proper choice of SOI technological parameters and process flow leads to up to 18 dB reduction in Hall sensor noise level. This result can be extended to many categories of devices fabricated using SOI technology.
- Affiliations
Citations
Haddab, Y., Mosser, V., Lysowec, M., Suski, J., Demeûs, L., Renaux, C., Adriaensen, S., & Flandre, D. (2003). Low-noise SOI Hall devices. Proceedings of SPIE Fluctuations and Noise Symposium, 196-203. https://doi.org/10.1117/12.490185