Multilevel Half-Rate Detector for Clock and Data Recovery Circuits
(2018) IEEE Transactions on Very Large Scale Integration (VLSI) Systems — p. 5 (2018)
Files
No attached file found for this publication.
Details
- Authors
- Abstract
- In this brief, a half-rate (HR) bang-bang (BB) phase detector (PD) with multiple decision levels is proposed for clock and data recovery (CDR) circuits. The combination allows the oscillator to run at half the input data rate while providing information about the sign and magnitude of the phase shift between the PD inputs. This allows a finer control of the frequency of the oscillator in the phase-locked loop (PLL) of the CDR circuit, which results in up to 30% less output clock jitter than with a conventional two-levels HR BB PD. Thanks to this, the bit error rate can be decreased by up to 5x in a 5-Gb/s CDR circuit. The proposed topology was implemented in a 28-nm FDSOI CMOS technology providing average power consumption below 76 μW with a supply voltage of 1 V. Although multilevel (ML) BB PDs have already been proposed in some PLL-based CDR with very interesting results, a specific design of the PD has to be implemented for an HR system. This brief provides the first ML-HR-BBPD.
- Affiliations
Citations
Gimeno Gasca, C., Bol, D., & Flandre, D. (2018). Multilevel Half-Rate Detector for Clock and Data Recovery Circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 5. https://doi.org/10.1109/TVLSI.2018.2826440 (Original work published 2018)