Design methodology for CMOS gain-boosted folded-cascode OTA with application to SOI technology

Flandre, Denis;Viviani, A.;Eggermont, Jean-Pierre;Gentinne, Bernard;Jespers, Paul
(1996) ESSCIRC′96 — Location: Neuchatel (Suisse) (17.September.1996)

Files

No attached file found for this publication.

Details

Authors
  • Author
  • Viviani, A.UCLouvain
    Author
  • Eggermont, Jean-PierreUCLouvain
    Author
  • Gentinne, BernardUCLouvain
    Author
  • Jespers, PaulUCLouvain
    Author
Abstract
Equations, criteria and procedures are presented for the design of gain-boosted folded-cascode CMOS OTAs and applied to bulk and SOI implementations and comparisons.
Affiliations

Citations

Flandre, D., Viviani, A., Eggermont, J.-P., Gentinne, B., & Jespers, P. (1996). Design methodology for CMOS gain-boosted folded-cascode OTA with application to SOI technology. Proceedings of ESSCIRC′96, 320-323. https://hdl.handle.net/2078.5/222418