Systematic HDL design of a Sigma - Delta fractional-N phase-locked loop for wireless applications
(2008) 2008 IEEE Computer Society Annual Symposium on VLSI — Location: Montpellier, France (7.April.2008)
Files
No attached file found for this publication.
Details
- Authors
- Abstract
- This paper presents a systematic HDL design of a Sigma - Delta fractional-N phase-locked loop based on behavioral modeling. The proposed design consists in describing the mixed behavior of this PLL architecture starting from the specifications of each building block. The HDL models of critical PLL blocks have been described in VHDL-AMS to predict the different specifications of the PLL. The effect of different noise sources has been efficiently introduced to study the PLL system performances. The obtained results are compared with transistor-level simulations to validate the effectiveness of the proposed models.
- Affiliations
Citations
El Oualkadi, A., & Flandre, D. (2008). Systematic HDL design of a Sigma - Delta fractional-N phase-locked loop for wireless applications. Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, 173-178. https://doi.org/10.1109/ISVLSI.2008.40