Fully-depleted SOI CMOS technology for low-voltage, low-power mixed digital/analog/microwave circuits
(1999) Analog Integrated Circuits and Signal Processing — Vol. 21, n° 3, p. 213-228 (1999)
Files
No attached file found for this publication.
Details
- Authors
- Abstract
- This paper demonstrates that fully-depleted (FD) silicon-on-insulator (SOI) technology offers unique opportunities in the field of low-voltage, low-power CMOS circuits. Beside the well-known reduction of parasitic capacitances due to dielectric isolation, FD SOI MOSFETs indeed exhibit near-ideal body factor, subthreshold slope and current drive. These assets are both theoretically and experimentally investigated. Original circuit studies then show how a basic FD SOI CMOS process allows for the mixed fabrication and operation under low supply voltage of analog, digital and microwave components with properties significantly superior to those obtained on bulk CMOS. Experimental circuit realizations support the analysis.
- Affiliations
Citations
Flandre, D., Colinge, JP., Chen, J., De Ceuster, D., Eggermont, JP., Ferreira, L., Gentinne, B., Jespers, PGA., Viviani, A., Gillon, R., Raskin, J.-P., Vander Vorst, A., Vanhoenacker-Janvier, D., & Silveira, F. (1999). Fully-depleted SOI CMOS technology for low-voltage, low-power mixed digital/analog/microwave circuits. Analog Integrated Circuits and Signal Processing, 21(3), 213-228. https://doi.org/10.1023/A:1008321919587 (Original work published 1999)