A pixel front-end ASIC in 0.13 mu m CMOS for the NA62 experiment with on pixel 100 ps Time-to-Digital Converter
(2009) 2009 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC 2009) — Location: Orlando, FL, USA (25.October.2009)
Files
No attached file found for this publication.
Details
- Authors
- Abstract
- The paper describes the design of a front-end chip for hybrid pixel detectors optimized for good timing resolution (200 ps rms) and high event rate (150 kHz per pixel). Each channel consists of a fast transimpedance amplifier with 5 ns peaking time, a constant fraction discriminator (CFD), and a Time-to-Digital Converter (TDC). In order to cope with the rate requirement, a multi-event buffering scheme employing both analog and digital pipelines is implemented in each cell. This development is part of the R&D activity for the silicon tracker of the NA62 experiment at CERN. The architecture of the chip and the design of the critical building blocks are discussed in the paper.
- Affiliations
Citations
Martoiu, S., Rivetti, A., Ceccucci, A., Ramusino, A. C., Chiozzi, S., Dellacasa, G., Fiorini, M., Garbolino, S., Jarron, P., Kaplon, J., Kluge, A., Marchetto, F., Albarran, E. M., Mazza, G., Noy, M., Riedler, P., & Tiurianemi, S. (2009). A pixel front-end ASIC in 0.13 mu m CMOS for the NA62 experiment with on pixel 100 ps Time-to-Digital Converter. In Bo Yu; (ed.), 2009 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC 2009) (p. p. 55-60). IEEE. https://doi.org/10.1109/NSSMIC.2009.5401882