A new processor architecture exploiting ILP with a reduced instruction word
(1998) IEE Colloquium on High Performance Architectures for real-time image processing — Location: London (UK) (12.February.1998)
Files
No attached file found for this publication.
Details
- Authors
Legat, Jean-Didier 
- Affiliations
Citations
Legat, J.-D., & Petit, L. (1998). A new processor architecture exploiting ILP with a reduced instruction word. Proc. of IEE Colloquium on High Performance Architectures for real-time image processing, p. 2.1-2.5. https://hdl.handle.net/2078.5/252668