TEL Logic Style as a Countermeasure Against Side-Channel Attacks: Secure Cells Library in 65nm CMOS and Experimental Results

Bellizia, Davide;Scotti, Giuseppe;Trifiletti, Alessandro
(2018) IEEE Transactions on Circuits and Systems I: Regular Papers — Vol. 65, n° 11, p. 3874-3884 (2018)

Files

TELLogicStyleasaCountermeasureAgainstSide-ChannelAttacksSecureCellsLibraryin65nmCMOSandExperimentalResults.pdf
  • Open Access
  • Adobe PDF
  • 2.42 MB

Details

Authors
  • Bellizia, DavideUCLouvain
    Author
  • Scotti, GiuseppeDipartimento di Ingegneria dell’Informazione, Elettronica e Telecomunicazioni, Sapienza Università di Roma
    Author
  • Trifiletti, AlessandroDipartimento di Ingegneria dell’Informazione, Elettronica e Telecomunicazioni, Sapienza Università di Roma
    Author
Abstract
This paper presents experimental results on a dualrail pre-charge logic family whose power consumption is insensitive to unbalanced load conditions. The proposed logic family is based on the time enclosed logic (TEL) encoding and can be viewed as an improvement of the delay based dual rail precharge logic (DDPL) logic style. The DDPL logic gates have been redesigned to avoid the early evaluation effect and to reduce area and power consumption. A library of TEL secure gates and flip-flops has been implemented in a 65 nm CMOS process. The developed library allows adopting a semi-custom design flow (automatic place and route) without any constraint on the routing of the complementary wires. A four bit lightweight crypto core has been implemented on a 65 nm CMOS testchip by using the developed TEL library and compared against a SABL implementation of the same crypto core on the same chip. Comparisons have been carried out by means of extensive transistor level simulations and measurements on the 65 nm testchip which allowed to evaluate a wide set of security metrics. Experimental results have shown a strong reduction of the information leakage with respect to the sense amplifier based logic logic style under mismatched load conditions with an improvement in the measurements to disclosure of more than three orders of magnitude.
Affiliations

Citations

Bellizia, D., Scotti, G., & Trifiletti, A. (2018). TEL Logic Style as a Countermeasure Against Side-Channel Attacks: Secure Cells Library in 65nm CMOS and Experimental Results. IEEE Transactions on Circuits and Systems I: Regular Papers, 65(11), 3874-3884. https://doi.org/10.1109/TCSI.2018.2861738 (Original work published 2018)