

Impact of field-induced quantum confinement on the onset of tunneling field-effect transistors: Experimental verification

Quentin Smets, Anne S. Verhulst, Koen Martens, Han Chung Lin, Salim El Kazzi, Devin Verreck, Eddy Simoen, Nadine Collaert, Aaron Thean, Jean-Pierre Raskin, and Marc M. Heyns

Citation: *Applied Physics Letters* **105**, 203507 (2014); doi: 10.1063/1.4902117

View online: <http://dx.doi.org/10.1063/1.4902117>

View Table of Contents: <http://scitation.aip.org/content/aip/journal/apl/105/20?ver=pdfcov>

Published by the AIP Publishing

Articles you may be interested in

Assessment of field-induced quantum confinement in heterogate germanium electron–hole bilayer tunnel field-effect transistor

Appl. Phys. Lett. **105**, 082108 (2014); 10.1063/1.4894088

Can p-channel tunnel field-effect transistors perform as good as n-channel?

Appl. Phys. Lett. **105**, 043103 (2014); 10.1063/1.4891348

Tensile strained Ge tunnel field-effect transistors: k-p material modeling and numerical device simulation

J. Appl. Phys. **115**, 044505 (2014); 10.1063/1.4862806

The effect of quantum confinement on tunneling field-effect transistors with high-k gate dielectric

Appl. Phys. Lett. **103**, 112105 (2013); 10.1063/1.4821424

Tunneling mechanism of the $1/f$ noise in GaN/AlGaIn heterojunction field-effect transistors

J. Appl. Phys. **97**, 123706 (2005); 10.1063/1.1931033

The advertisement features a blue background with a film strip graphic on the left. The text is in white and orange. The main headline reads 'Not all AFMs are created equal' in orange, followed by 'Asylum Research Cypher™ AFMs' in white, and 'There's no other AFM like Cypher' in orange. Below this is the website 'www.AsylumResearch.com/NoOtherAFMLikeIt' in white. In the bottom right corner is the Oxford Instruments logo, which consists of the word 'OXFORD' above 'INSTRUMENTS' inside a square frame, with the tagline 'The Business of Science®' below it.

Not all AFMs are created equal

Asylum Research Cypher™ AFMs

There's no other AFM like Cypher

www.AsylumResearch.com/NoOtherAFMLikeIt

OXFORD
INSTRUMENTS
The Business of Science®

Impact of field-induced quantum confinement on the onset of tunneling field-effect transistors: Experimental verification

Quentin Smets,^{1,2,a)} Anne S. Verhulst,¹ Koen Martens,¹ Han Chung Lin,¹ Salim El Kazzi,¹ Devin Verreck,^{1,2} Eddy Simoen,¹ Nadine Collaert,¹ Aaron Thean,¹ Jean-Pierre Raskin,³ and Marc M. Heyns^{1,2}

¹Imec, Kapeldreef 75, 3001 Heverlee, Belgium

²KULeuven, 3000 Leuven, Belgium

³ICTEAM, Université catholique de Louvain, 1348 Louvain-la-Neuve, Belgium

(Received 24 September 2014; accepted 7 November 2014; published online 18 November 2014)

The Tunneling Field-Effect Transistor (TFET) is a promising device for future low-power logic. Its performance is often predicted using semiclassical simulations, but there is usually a large discrepancy with experimental results. An important reason is that Field-Induced Quantum Confinement (FIQC) is neglected. Quantum mechanical simulations show FIQC delays the onset of Band-To-Band Tunneling (BTBT) with hundreds of millivolts in the promising line-TFET configuration. In this letter, we provide experimental verification of this delayed onset. We accomplish this by developing a method where line-TFET are modeled using highly doped MOS capacitors (MOS-CAP). Using capacitance-voltage measurements, we demonstrate AC inversion by BTBT, which was so far unobserved in MOS-CAP. Good agreement is shown between the experimentally obtained BTBT onset and quantum mechanical predictions, proving the need to include FIQC in all TFET simulations. Finally, we show that highly doped MOS-CAP is promising for characterization of traps deep into the conduction band. © 2014 AIP Publishing LLC.

[<http://dx.doi.org/10.1063/1.4902117>]

In the pursuit of CMOS transistor scaling and lowering power consumption, the tunneling field-effect transistor (TFET) has emerged as a promising alternative to MOSFET.¹ It can operate at lower supply voltage because of its steep subthreshold swing (SS) <60 mV/dec, made possible by the energy filtering of band-to-band tunneling (BTBT). Currently, simulations help in the selection of suitable materials and configuration, but there is still a large discrepancy between these simulations and corresponding experimental results.² In an effort to reduce this gap, BTBT calibration efforts are ongoing,^{3,4} but these are challenging when BTBT occurs towards regions where charge carriers are confined. This is the case in all TFET configurations, where the tunneling direction is at least partially oriented towards the gate stack, such that a triangular-like potential well is formed in the semiconductor at the oxide, causing field-induced quantum confinement (FIQC).⁵ In particular, the tunneling direction is fully perpendicular to the gate in the promising line-TFET configuration^{6–8} (Fig. 1(a)). The large and uniform electric field in the direction of tunneling allows steeper SS than conventional TFET, but also leads to increased FIQC. It has been predicted, without experimental verification, that FIQC mainly causes a delayed onset of BTBT.⁵ In this letter, we experimentally demonstrate this delay of BTBT. To achieve this, we develop a method to measure tunneling to the first subband energy level.

In order to demonstrate FIQC while avoiding the complicated TFET fabrication and analysis, we use BTBT MOS-CAP^{9,10} which is the key part of the line-TFET (Fig. 1(a)). In these highly doped MOS-CAPs, BTBT occurs when band

bending is strong, and empty states in the conduction band energetically overlap with occupied states in the valence band or vice-versa (Fig. 1(c)). The generation/recombination of minority carriers by BTBT is measured in AC mode as charging of the inversion capacitance C_{inv} by the conductance G_{BTBT}




FIG. 1. (a) The line-TFET and BTBT MOS-CAP, of which the band diagrams along the cut line A-A' are shown (b) in off-state and (c) at BTBT onset. E_c and E_v are the conduction and valence band edges, $E_{g,eff} = E_c - E_v$ is the effective bandgap of the semiconductor, E_1 is the first subband energy, E_f is the Fermi energy, and its degeneracy is $\xi = E_{v,bulk} - E_f$. The shaded areas depict occupied states. $\Delta\Psi_s$ is the semiconductor band bending and $\Delta\Psi_s^*$ is the same at BTBT onset. The insets show the equivalent circuit of the BTBT MOS-CAP.

^{a)}Electronic mail: quentin.smets@imec.be

TABLE I. The samples are listed with their p-type dopant concentration (N_A) from Hall measurements, the thickness of Al_2O_3 , and the electrically extracted value of C_{ox} .

Samples	1a	1b	2a	2b	3a	3b	4a	4b
N_A (cm^{-3})	1.3×10^{19}		7.5×10^{18}		4.4×10^{18}		8.4×10^{17}	
t_{AlO} (nm)	2	8	2	8	2	8	2	8
C_{ox} ($\mu\text{F}/\text{cm}^2$)	2.0	0.76	2.2	0.75	2.0	0.74	2.2	0.75

(circuit in Fig. 1(c)). This is done at cryogenic temperature to suppress the capacitive response of oxide traps and the inversion build-up by thermal generation of minority carriers (conductance G_{SRH}). The electrostatics and charge distribution of BTBT MOS-CAP and line-TFET are identical in depletion and at onset (Figs. 1(b) and 1(c)). Therefore, we can verify the delayed onset of the line-TFET by measuring the inversion onset of a BTBT MOS-CAP at cryogenic temperature.

The MOS-CAP fabrication flow is as follows. 600 nm p-type doped $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ (InGaAs) layers are epitaxially grown by MBE on 2-in. InP (001) substrates (also p-type doped $5 \times 10^{17} \text{ cm}^{-3}$) from AXT Inc.¹¹ We use four different doping concentrations (Table I) to verify whether additional FIQC occurs with higher doping and at a correspondingly stronger electric field. After the growth, the native oxide is stripped with diluted HCl, and the surface is passivated with diluted ammonium sulfide. The samples are then immediately transferred to an Atomic Layer Deposition (ALD) chamber for the deposition of Al_2O_3 (either 2 or 8 nm) and HfO_2 (2 nm). The different oxide stacks allow us to verify whether traps in the oxide and at the oxide/InGaAs interface have a parasitic contribution to the C-V measurement. A TiN




FIG. 3. Inversion generation is present at all measured temperatures, since BTBT is not a thermally activated process. Below $T = 40$ K, there is very little frequency dispersion near inversion onset, indicating a suppressed trap response.

gate is deposited and patterned using dry etching. Finally, the backside of the substrates is contacted using AuZn/Au and the samples are annealed in forming gas.

InGaAs is chosen as semiconductor, because it still has a high tunneling probability when the depletion width, and hence the tunneling length, is as large as 10–20 nm. This large depletion width is necessary to accurately distinguish the depletion capacitance C_{dep} from the oxide capacitance C_{ox} , which are both in series (Figs. 1(b) and 1(c)). InGaAs is doped p-type to reduce charging and discharging of parasitic interface traps when the MOS-CAP is biased near the BTBT onset condition. The Fermi level is then located in the conduction band, which is expected to have a lower amount of interface traps than the valence band.¹¹ Furthermore, a more accurate measurement of the quantization is possible, because it is stronger in the conduction band due to the lower density of states.

The C-V characteristics are determined with a Agilent 4284A precision LRC meter, and the curves are measured from inversion to accumulation. The equivalent parallel capacitance data of all samples at cryogenic temperature are shown in Fig. 2. Inversion generation by BTBT in samples 1a, 2a, 3a and 1b, 2b, 3b is evident from the following three arguments. First, inversion is present at all measured temperatures (Fig. 3), since BTBT is not a thermally activated process. Second, inversion is observed only with the highest doping concentrations (Fig. 2), where BTBT is efficient due




FIG. 2. C-V measurements of samples with (a) thin and (b) thick oxides show inversion by BTBT when the doping concentration is high. The curves are not shown when gate leakage is high. The fluctuations in capacitance at gate-source voltage $V_{\text{gs}} = -4$ V and 4 V are related to the measurement tool, and do not affect further interpretation of the results.




FIG. 4. The measurement of E_1 only requires C-V measurements and a Hall measurement. No complicated comparisons with simulations or input parameters other than $E_{\text{g,eff}}$, ξ and the semiconductor dielectric constant ϵ_s are needed.




FIG. 5. The values of C_{ox} listed in Table I are determined from extrapolation of the accumulation capacitance,¹² and at $T=40$ K, a good linear fit is obtained for all samples and frequencies, as shown here for samples 3a and 3b and $f_{AC}=250$ kHz.

to the high electric field. For those samples, inversion is present at all AC frequencies $f_{AC}=1$ kHz–0.5 MHz without frequency dispersion (Fig. 3), since BTBT is very efficient at high electric fields. Finally, the inversion generation is not a perimeter effect, since the inversion capacitance scales with the MOS-CAP area (data not shown).

We extract the first subband energy level E_1 from the C-V results in Fig. 2 according to the procedure outlined in Fig. 4. The key objective is to determine E_1 from the potential drop over the semiconductor at the onset of inversion, $\Delta\Psi_s^*$ (Fig. 1(c)), which in turn is extracted from the value of the capacitance. Our procedure is different from previous work on Silicon BTBT MOS-CAP,⁹ where $\Delta\Psi_s^*$ is extracted from the value of V_{gs} , because we observed that our measured C-V curves are stretched out in the V_{gs} direction due to the charging of traps. The capacitance value at inversion onset is not impacted by traps, as verified by the absence of frequency dispersion at cryogenic temperature (Fig. 3). We therefore can extract $\Delta\Psi_s^*$ by first removing the C_{ox} contribution (Fig. 5) from the measured complex impedance (capacitive part shown in Fig. 2), then select the imaginary part to obtain the semiconductor capacitance C_s (Fig. 6). The onset of inversion is identified from the minimum of the latter, $C_{s,min}$, because at the corresponding value of V_{gs} the extrapolated linear inversion capacitance reaches zero. This V_{gs} is also the BTBT onset voltage of a line-TFET with identical semiconductor and gate stack.

In order to extract $\Delta\Psi_s^*$ from $C_{s,min}$ in a straightforward way, the depletion approximation is used: $\Delta\Psi_s^* = qN_A z_{d,max}^2 / 2\epsilon_s$




FIG. 6. C_s at inversion onset $C_{s,min}$ is extracted by extrapolating the inversion capacitance to zero, coinciding with the point of minimum C_s . There is a small uncertainty ΔC_s on $C_{s,min}$ due to the measurement direction (full arrows), indicating the impact of interface charge on E_1 .




FIG. 7. E_1 obtained by experiments (symbols) agrees well with 15 band k-p quantum mechanical simulations, but not with the semiclassical prediction of any FIQC.

with the maximum depletion width $z_{d,max} = \epsilon_s / C_{s,min}$. The validity of the depletion approximation for our range of doping concentrations and depletion widths was verified with Sentaurus Device,¹³ and an error of less than 0.5% in C_s is obtained at $\Delta\Psi_s^*$, which is satisfactory for our purpose.

E_1 is then calculated using $q\Delta\Psi_s^* = E_{g,eff} + \zeta + E_1$ (Fig. 1(c)), where q is the electron charge and ζ is the degeneracy or 0 if non-degenerate. $E_{g,eff}$ and ζ are calculated based on the doping concentration and measurement temperature, and using Fermi-Dirac statistics and doping dependent band-gap narrowing.^{14–16} The experimentally obtained values of E_1 show increasing FIQC for higher doping concentrations (circles in Fig. 7) due to the stronger electric field at onset. This FIQC observation is in agreement with previous C-V measurements on highly doped Silicon MOS-CAP,¹⁷ where the inversion capacitance is generated thermally at $T=300$ K instead of by BTBT. However, our FIQC observation is not in agreement with previous work on Silicon BTBT MOS-CAP,⁹ where the very thick oxide (50–100 nm) most probably did not allow a sufficiently accurate measurement of $\Delta\Psi_s^*$. We compare our experimentally extracted onset of BTBT with predictions from a one-dimensional Schrödinger solver based on a 15-band k-p model and hard wall boundary conditions, and good agreement is obtained (Fig. 7). We conclude that FIQC indeed causes a delayed onset of BTBT.

There is an uncertainty on the obtained values of E_1 due to the sweep direction of V_{gs} during the measurement (Fig. 6). When sweeping from accumulation to inversion, the curves are shifted to more negative V_{gs} , indicating an increase of positive trapped charge (or decrease of negative trapped charge), and $C_{s,min}$ is slightly lower, resulting in about 25% uncertainty on E_1 due to the difference with measurement direction. Simulations indicate that an increase of positive charge (or decrease of negative charge) at the interface, causing less steep band bending in the semiconductor, results in a higher first subband energy relative to the Fermi level. Therefore, a greater depletion width is required to reach BTBT onset. We also assess the sensitivity of E_1 to the different input parameters, and calculate that 10% variation on N_A causes 30% variation on E_1 . 10% variation on C_{ox} causes 20%–40% variation on E_1 , depending on the doping level. The high sensitivity on extracted C_{ox} likely explains the systematically higher E_1 for samples 1a–3a compared with samples 1a–3b (Fig. 7). However, the total uncertainty on E_1 remains small compared with the absolute values

themselves, therefore, not affecting the conclusion that FIQC causes a delayed onset of BTBT.

BTBT MOS-CAPs show promise for trap characterization. First, hysteresis measurements show that $C_{s,min}$ is dependent on the sweep direction (Fig. 6) indicating that its value is a sensitive probe for the impact of interface traps on the semiconductor potential. Second, at low temperature, the value of V_{gs} at BTBT onset provides a clear reference point for the E_F - V_{gs} relationship, a challenge in lowly doped MOS-CAP due to a trap-induced f_{AC} -dependent threshold voltage shift.¹⁸ When sweeping V_{gs} between BTBT onset and flatband, the stretch-out of the C-V curves compared to the ideal C-V allows calculating the total charge trapped between these two V_{gs} . Third, it was shown that the Fermi level moves deep into the conduction band without Fermi level pinning, allowing the characterization of traps at this energy range. The response of the latter is shown by the frequency dispersion of the inversion capacitance at $T \geq 78$ K (Fig. 3). Finally, minority carrier generation by BTBT could allow the use of the full conductance method¹⁸ to characterize interface traps without the need for MOSFET.

The delayed onset of BTBT due to FIQC, predicted by quantum mechanical simulations, was confirmed experimentally. Since FIQC occurs in nearly all TFETs, researchers should include it in all TFET simulations. The easy-to-fabricate BTBT MOS-CAP allows the measurement of the onset voltage of line-TFET, and are promising for the characterization of traps deep into the conduction band. The application of our method to heterostructure line-TFET with a staggered bandgap alignment⁶ should be further explored.

Q. Smets and D. Verreck gratefully acknowledge the support of a Ph.D. stipend from IWT-Vlaanderen. K. Martens gratefully acknowledges the support of a stipend from FWO. This work was supported by Imec's industrial affiliation program. The authors thank K. Baumans, J.

Feyaerts, and J. D. Cooman for their support in process development, A. Alian and A. Vais for the interpretation of results, P. Simon, V. Kilchytska, J. V. Laer, and T. Daenen for their support in electrical characterization, and A. Pourghaderi and M. V. d. Put for their support in modeling.

- ¹A. M. Ionescu and H. Riel, *Nature* **479**, 329 (2011).
- ²H. Lu and A. Seabaugh, *IEEE J. Electron Devices Soc.* **2**(4), 44–49 (2014).
- ³D. K. Mohata, D. Pawlik, L. Liu, S. Mookerjee, V. Saripalli, S. Rommel, and S. Datta, in *68th Device Res. Conf.* (IEEE, 2010), pp. 103–104.
- ⁴Q. Smets, D. Verreck, A. S. Verhulst, R. Rooyackers, C. Merckling, M. Van De Put, E. Simoen, W. Vandervorst, N. Collaert, V. Y. Thean, B. Sorée, G. Groeseneken, and M. M. Heyns, *J. Appl. Phys.* **115**, 184503 (2014).
- ⁵W. G. Vandenberghe, B. Sorée, W. Magnus, G. Groeseneken, and M. V. Fischetti, *Appl. Phys. Lett.* **98**, 143503 (2011).
- ⁶R. Li, Y. Lu, S. D. Chae, G. Zhou, Q. Liu, C. Chen, M. Shahriar Rahman, T. Vasen, Q. Zhang, P. Fay, T. Kosel, M. Wistey, H. G. Xing, S. Koswatta, and A. Seabaugh, *Phys. Status Solidi* **9**, 389 (2012).
- ⁷A. W. Dey, J. Svensson, M. Ek, E. Lind, C. Thelander, and L.-E. Wernersson, *Nano Lett.* **13**, 5919 (2013).
- ⁸D. Verreck, A. S. Verhulst, K.-h. Kao, W. G. Vandenberghe, K. De Meyer, and G. Groeseneken, *IEEE Trans. Electron Devices* **60**, 2128 (2013).
- ⁹A. Goetzberger, *J. Appl. Phys.* **38**, 4582 (1967).
- ¹⁰Q. Smets, A. S. Verhulst, D. H.-C. Lin, D. Verreck, C. Merckling, S. E. Kazzi, K. Martens, J.-P. Raskin, V.-Y. Thean, and M. M. Heyns, in *72nd Device Res. Conf.* (IEEE, 2014), Vol. 50, pp. 63–64.
- ¹¹L. K. Chu, C. Merckling, A. Alian, J. Dekoster, J. Kwo, M. Hong, M. Caymax, and M. Heyns, *Appl. Phys. Lett.* **99**, 042908 (2011).
- ¹²S. Kar, *IEEE Trans. Electron Devices* **50**, 2112 (2003).
- ¹³Synopsys, "Sentaurus Device H-2013.03."
- ¹⁴E. Zielinski, H. Schweizer, K. Streubel, H. Eisele, and G. Weimann, *J. Appl. Phys.* **59**, 2196 (1986).
- ¹⁵S. Jain and D. Roulston, *Solid State Electron.* **34**, 453 (1991).
- ¹⁶W.-S. Cho, M. Luisier, D. Mohata, S. Datta, D. Pawlik, S. L. Rommel, and G. Klimeck, *Appl. Phys. Lett.* **100**, 063504 (2012).
- ¹⁷G. Chindalore, S. Hareland, S. Jallepalli, A. Tasch, C. Maziar, V. Chia, and S. Smith, *IEEE Electron Device Lett.* **18**, 206 (1997).
- ¹⁸K. Martens, C. O. Chui, G. Brammertz, B. De Jaeger, D. Kuzum, M. Meuris, M. Heyns, T. Krishnamohan, K. Saraswat, H. E. Maes, and G. Groeseneken, *IEEE Trans. Electron Devices* **55**, 547 (2008).