

Figures of merit of nanoscale transistors at cryogenic temperature: 28nm UTBB FD SOI nMOSFET case study

D. Flandre, B. Kazemi Esfeh, L. Nyssen, A. Halder,

V. Kilchytska, J.-P. Raskin

Université catholique de Louvain, Louvain-la-Neuve, Belgium

Email: denis.flandre@uclouvain.be

1

Outline


- Introduction : context – **motivation**
- Device and **technology** description
- **Experimental methodology** and results
 - DC performance
 - Analog / RF FoMs
 - Equivalent circuit elements extraction
 - Self-heating
- **Conclusions**

Context

Ultra Thin Body & BOX = Ultimate scaling of the planar fully-depleted (FD) SOI (Silicon-on-Insulator) MOSFET

28 nm FD SOI CMOS node (UTBB)

- Very good control of the short channel effects (low S, DIBL, I_{off} , mismatch, noise...)
- Low power consumption
- Tunability of the electrical performance via the back gate electrode (and PVT adjustments)
- **Very good analog & RF performance**
- **Tunnel-FET and qubit integration demonstrated**



© Courtesy Ph. Flatresse, ST Micro


FD SOI is foreseen as a competitive technology platform for low power wireless applications,... Internet of Things, 5G,...

Motivation

BUT today FD SOI technology is also a technology of choice for low-temperature applications :

Space applications – mm-waves communication between satellites

Quantum computing – qu-bits (quantum dots and nanowires) as well as their control and readout circuitry



© Courtesy CEA-LETI

NEED for high speed and low power (do not increase qubits temperature) integrated circuitry operating **in RF** and at **cryogenic temperature.**

Analog / RF performance

Key factors of merit for any FET

@ transistor-level

- $f_T = g_m / (2 \cdot \pi \cdot C_{gg})$
- $f_{max} \propto f_T, R_g$
- $A_{v0} = g_m / g_d = (g_m / I_d) \cdot V_{EA}$
≠ const (f)

@ circuit (amplifier)-level

- $GBW = g_m / (2 \cdot \pi \cdot C_L) = (g_m / I_d) \cdot (I_d / (2 \cdot \pi \cdot C_L))$

⇒ depends on

- ☐ Transconductance g_m
- ☐ Drive current, I_d
- ☐ Output conductance, g_d
- ☐ Early voltage, V_{EA}
($V_{EA} = I_d / g_d$)
- ☐ g_m / I_d ratio
- ☐ Gate capacitance, C_{gg}
- ☐ Parasitics (C, R)

SBMOS devices Symposium, Paris, October 4th, 2019 5



Device description

[N. Planes et al., VLSI Symp. 2012]

- 28 nm FD SOI UTBB
- $L_g = 25, 30 \dots 150$ nm
- ground plane is well-type
- gate stack
- HfSiON of 2.3 nm (EOT=1.3 nm) + TiN
- $T_{Si} : 7$ nm
- $T_{BOX} : 25$ nm
- no intentional channel doping
→ $N_A \sim 10^{15} \text{ cm}^{-3}$

@ IBM, CEA-LETI, ST 28nm, GF 22nm, Samsung 14nm

SBMOS devices Symposium, Paris, October 4th, 2019 6



In short-channel devices


Carrier mobility

Mobility μ_0 temperature dependence is impacted by 2 balancing mechanisms


1. **Coulomb scattering** on the defects, $\downarrow \mu_{\text{Coulomb}}$ at $\downarrow T$
2. **Phonon scattering**, $\uparrow \mu_{\text{phonon}}$ at $\downarrow T$

Larger impact of S/D junctions defects & impurities for shorter devices

[Grenoble INP, Ghibaudo]





$$1/\mu_0 = 1/\mu_{\text{phonon}} + 1/\mu_{\text{Coulomb}}$$



Callister, Materials Science and Engineering: An Introduction, Chapter 19.6-19.12


SBMOS devices Symposium, Paris, October 4th, 2019

10



Analog FoM



$$A_v = \frac{g_m}{g_d} = \frac{g_m}{I_d} \cdot V_{EA}$$



$g_m/I_d \uparrow$ and $V_{EA} \downarrow$ with $T \downarrow$
 \Rightarrow **Gain** \uparrow at constant g_m
 or $g_m \uparrow$ at constant gain !

SBMOS devices Symposium, Paris, October 4th, 2019


11




Equivalent circuit extraction

$$\begin{bmatrix} S_{11} & S_{12} \\ S_{21} & S_{22} \end{bmatrix}$$

[S] \Rightarrow [Y] or [Z]



From DC up to 67 GHz




g_{mi} : **intrinsic** transconductance


g_{me} : **extrinsic** transconductance (including the access resistances)

$C_{gg} = C_{gs} + C_{gd}$ R_{ge} , R_{de} & R_{se}

SBMOS devices Symposium, Paris, October 4th, 2019 14

g_m improvement






- $g_{me} \ll g_{mi}$, **large impact of series resistances for shorter devices**
- g_{mi} increases with temperature reduction

but again shows the peak at 100 K, confirming μ dominant effect

SBMOS devices Symposium, Paris, October 4th, 2019 15

Gate capacitances and access resistances





- Only a **weak decrease** of R_{sd} with temperature reduction and R_g **nearly unchanged** (degenerated, metallic behavior)
- C_{gg} **stays almost constant** with temperature decrease

SBMOS devices Symposium, Paris, October 4th, 2019

16

High V_G & V_D (1V), $I_D \rightarrow$ Joule effect !

Self-heating



- Relative effect of SH on g_m & $g_d(f)$ smaller at low T (mostly long channel FETs)
- Increased R_{th} at cryo wrt 300 K
- Larger T rise at 77K (+100 \rightarrow 65K for $L=25\rightarrow$ 90nm) than 300K (+65 \rightarrow 36K)
- A_v follows g_m and g_d trends : smaller degradation at low temperature
- Characteristic frequency of SHE shifts (\sim x4) to higher frequencies as $T \downarrow$

SBMOS devices Symposium, Paris, October 4th, 2019

17

Conclusions

- Potential of **28nm UTBB FD SOI MOSFETs** for future cryogenic applications has been demonstrated
- **Small-signal equivalent circuit elements** are extracted from I-V and S-parameters measurements **versus temperature and length**
- **Analog and RF FoMs at low temperatures** are explained in terms of **increases of μ , g_m and V_{EA}** , whereas **C and R parasitics $\approx cst$**
- Temperature reduction down to **77 K** results in **improvements of gain (by $\sim 5-10$ dB), f_T (by ~ 85 GHz) and f_{max} (by ~ 30 GHz)** as well as **g_{m_max} and I_d (by $\sim 20-70\%$)**, but **with an optimum at 100 K**
- **Self heating** is important to study (using same method).
- This work is now (S3S conference, 15 Oct. 2019) extended to the temperature range **down to 4.2 K**

SBMOS devices Symposium, Paris, October 4th, 2019

18

Acknowledgements

EU projects



UCL electrical characterization platform



<https://sites.uclouvain.be/welcome/>

welcome

SBMOS devices Symposium, Paris, October 4th, 2019

19