


TCAD Simulation Study on P-type Source-gated CuO TFTs

Qi Chen, Denis Flandre


UCLouvain, Louvain-la-Neuve, Belgium ICTEAM Institute, Electrical Eng. (ELEN)

Concept of the Source-gated Transistor





Advantages

- Low Saturation Voltage V_{DSAT}
- High intrinsic gain
- Tolerance to short channel effects
- Improved bias stress stability




J. M. Shannon *et al.*, IEEE Electron Device Lett., 2003.

P-type CuO Thin-film Transistor




Potential to realize metal oxide CMOS circuits



Xi Zeng *et al.*, *Appl. Phys. Lett.*, 2022.

TCAD simulations

TCAD (Technology Computer Aided Design) tool: Silvaco Atlas



- Predictive physically-based simulation
- Provides insight into the internal physical mechanisms associated with device operation
- Visualizes theoretical knowledge.

Objective and Outline


A low V_{DSAT}

A relatively high saturation current I_{DSAT}

Good analog performance

- Design principle of Source-gated CuO TFT Structure
- Simulations of structure parameters on V_{DSAT} and I_{DSAT}
- Analog performance
- Conclusion

➤ Design principle of Source-gated CuO TFT Structure





$\phi_{Ni} = 5.2 \text{ eV} < \phi_{CuO} = 5.47 \text{ eV}$

Schottky Barrier Height :
 $\phi_B = E_{g,CuO} + \chi_{CuO} - \phi_{Ni} = 0.47 \text{ eV}$

Parameter from experiments	Value
Width	270 μm
CuO Band gap	1.6 eV
CuO Permittivity	18.1
CuO Affinity	4.07 eV
CuO work function	5.49 eV
Au work function	5.47 eV
Doping	$5 \times 10^{17} \text{ cm}^{-3}$
Hole mobility	$0.62 \times 10^{-3} \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$
Fixed oxide charge	$8.78 \times 10^{12} \text{ cm}^{-2}$
CuO-HfO ₂ back Interface defects	$6 \times 10^{10} \text{ eV}^{-1} \text{cm}^{-2}$
CuO-Air front interface defects	$3.57 \times 10^{13} \text{ eV}^{-1} \text{cm}^{-2}$
Threshold voltage	-1.8 V

➤ Design principle of Source-gated CuO TFT Structure



The saturation voltage V_{DSAT}

$$V_{DSAT} \approx (V_{GS} - V_T) \cdot \frac{C_i}{C_i + C_s} + K$$


where $C_i (= \epsilon_i/t_i)$ and $C_s (= \epsilon_s/t_s)$ are insulator and semiconductor capacitances per unit area, respectively, and K is a constant.

The saturation coefficient

$$\gamma = \frac{dV_{DSAT}}{dV_{GS}} = \frac{C_i}{C_i + C_s} < 1$$


Eva Bestelink *et al.*, *Adv. Electron. Mater.* 2022

➤ Design principle of Source-gated CuO TFT Structure




J. M. Shannon *et al.*, *IEEE Electron Device Lett.*, 2013.

➤ Simulations of structure parameters on V_{DSAT} and I_{DSAT}




Increase HfO_2 thickness t_i




Smaller V_{DSAT}

Lower I_{DSAT}

➤ Simulations of structure parameters on V_{DSAT} and I_{DSAT}




Decrease CuO thickness t_s




Smaller V_{DSAT}

Higher I_{DSAT}

➤ Simulations of structure parameters on V_{DSAT} and I_{DSAT}




Increase source length L_s




Same V_{DSAT}

Higher I_{DSAT}

➤ Simulations of structure parameters on V_{DSAT} and I_{DSAT}



Reduce barrier height



$$W_D = \sqrt{\frac{2\epsilon_0\epsilon_s}{qN_D} \left(\phi_{bi} - V - \frac{k_B T}{q} \right)}$$

$\phi_B = 0.47 \text{ eV}$

Lower I_{DSAT}





Smaller V_{DSAT}

$\phi_B = 0.42 \text{ eV}$



Higher I_{DSAT}

Larger V_{DSAT}

➤ Analog performance



➤ Conclusion



Performance comparison at $V_{GS} = -12$ V:

	V_{DSAT}	I_{DSAT}	A_V
Ohmic contact	-10.8 V	8×10^{-7} A	~100
Schottky contact ($\Phi_B = 0.47$ eV)	-2.8 V	7×10^{-9} A	~5000