

Control of sputtered VO₂ thin film grain size through O₂ concentration

Noémie Bidoul^a, Benjamin Huet^b, Ferran Ureña-Begara^b, Jean-Pierre Raskin^a, Denis Flandre^a

^a ICTEAM, UCLouvain, Louvain-la-Neuve, 1340, Belgium, ^b Incize, Louvain-la-Neuve, 1340, Belgium
e-mail: noemie.bidoul@uclouvain.be

Vanadium dioxide (VO₂) thin films have the interesting property to undergo a transition from insulator to metallic state (IMT) around a temperature of ~68°C (Fig. 1a). When patterned into micro-scale two-terminal (2T) devices (Fig. 1b), this hysteretic transition can be triggered through Joule heating by applying a voltage V_{IMT} across the obtained VO₂ resistance (Fig. 1c). This enables the design of analog neuron units for neuromorphic applications, such as spiking neural networks. Even more recently, VO₂ peculiar physical properties have been exploited to demonstrate stochastic neurons [1], as well as neurons sensitive to RF and visible radiations [2].

In order to limit the power consumption of such devices, threshold voltage reduction is achieved through downscaling of the VO₂ channel length down to a few hundreds of nanometers. Since this scale becomes comparable with the grain size of the polycrystalline VO₂ films, individual grain dynamics come into play, inducing cycle-to-cycle variations in the device resistance and threshold voltage V_{IMT} [3]. Controlling grain size could thus allow to control device stochasticity depending on the application requirement: e.g., small grains for minimized stochasticity in sensory neurons; larger grains of tunable size to produce the desired level of stochasticity in stochastic neurons. This principle has however still to be demonstrated experimentally.

In this objective, this work demonstrates two different process routes to tune the grain size of VO₂ thin films, and investigates their respective impacts on the electrical properties of these films. The samples were prepared on SiO₂/Si substrates by room temperature DC reactive sputtering from a metallic Vanadium target using an Ar/O₂ plasma, followed by subsequent annealing in an Ar atmosphere. Both oxygen concentration during sputtering step ($[O_2]$) and annealing temperature (T_{anneal}) were varied, with process parameters for these parametric studies detailed in Table 1. The stoichiometry of the films was determined using RAMAN spectroscopy, revealing a large O₂ range (from 9 % to 15 %) yielding the VO₂ phase. Regarding annealing conditions, a minimal temperature of 400 °C was necessary to trigger crystallization.

Annealing temperature and O₂ concentration both show to be effective parameters to tune grain size, from respectively 30 to 90 nm for T_{anneal} ranging from 400°C to 600°C, and 20 to 50 nm for $[O_2]$ ranging from 9% to 15% (Fig. 2). While the first phenomenon is known and explained by the increase of surface diffusion rate with temperature, the second result is rather new, possibly explained by the reduced probability of particles chemisorption due to sub-stoichiometry of the films with lower oxygen content. This phenomenon is accompanied by an increase in oxygen vacancies, deduced from their effects measured on the temperature-resistivity hysteresis (Fig. 3a). Indeed, oxygen vacancies act as unintentional carriers hence reducing film resistivity; they also behave as nucleation centers for the insulator-to-metal transition, thus lowering the transition temperature. Annealing temperature also allows to tune these parameters (Fig. 3b), but to a lesser extent: the effect seems to saturate above 500°C. By optimizing the O₂ content, we reached a high resistivity ratio with order of magnitude comparable with the highest literature values for SiO₂/Si substrates [4][5] (Table 2). Interestingly, we discovered that O₂ content can also be used as a mean to tune the thin film residual stress, as it introduces compressive stress compensating the tensile stress resulting from thermal mismatch (Fig. 4).

In conclusion, we propose oxygen concentration during the sputtering step as a new way to control grain size in VO₂ thin films on CMOS compatible substrates, accompanied by wide tuning possibilities of the temperature-resistivity hysteresis profile as well as residual stress. We make the hypothesis that these effects are attributed to the presence of oxygen vacancies. Ongoing work includes two types of characterization on 2T devices with different O₂ content (hence grain size and oxygen vacancies): (1) cycle-to-cycle variability study the impact of grain size on stochasticity; (2) endurance tests to determine the maximum number of thermal/electrical cycles the devices can undergo before failure. Indeed, oxygen vacancies have recently been associated with permanent transition to metallic state (hence electrical failure) [6], and their impact should thus be investigated to get a full picture of the possible trade-offs between device stochasticity, endurance, and electrical/thermal transition properties.

- [1] B. Bhar, A. Khanna, A. Parihar, S. Datta, A. Raychowdhury, Sci Rep. 10 (2020) 5549.
[2] T. Rosca, F. Qaderi, A. M. Ionescu, in ESSCIRC 2021 - IEEE 47th ESSCIRC (2021) 183–186.
[3] S. Cheng et. al., Proc. Natl. Acad. Sci. USA. (2021) 118, e2105895118.
[4] J. Lin et. al., in 2017 IEEE International Electron Devices Meeting (IEDM) (2017) 23.4.1-23.4.4.
[5] D. H. Jung et. al., Journal of the Korean Physical Society. 69 (2016) 1787–1797.
[6] A. G. Shabalin et. al., Small. 16 (2020) 2005439.




Figure 1. (a) Measured temperature-resistivity hysteresis of our base case VO_2 thin film (b) Typical 2T device with micro-scale VO_2 channel (not to scale). (c) Typical cycle of a two-terminal device I-V hysteresis. Current compliance is commonly set to protect device from overheating at high current.

Base case	
Substrate	SiO_2 200 nm (thermally grown) / Si
Pressure	5 mTorr
Power	200 W
Atmosphere	O_2 12.5 %, Ar 87.5 % Total gas flow 50 sccm
Temperature	Room temperature
Film thickness	160 nm
Anneal	
Duration	30 min ramp + 60 min
Pressure	0.2 mbar
Temperature	500 $^{\circ}\text{C}$
Parametric study	
[O ₂]	7%, 9%, 12.5%, 15%, 16%
T _{anneal}	300 $^{\circ}\text{C}$, 400 $^{\circ}\text{C}$, 500 $^{\circ}\text{C}$, 600 $^{\circ}\text{C}$




Table 1. Process parameters for the reference case, and parametric study

Figure 2. SEM measurements showing grain size evolution with (a) Oxygen concentration $[\text{O}_2]$ and (b) Annealing temperature T_{anneal}





Figure 3. Temperature-resistivity profile evolution with (a) O_2 concentration and (b) annealing temperature. Resistivity has been extracted by $< 100 \mu\text{A}$ current 4-point probe measurement after Ni/Au contacts evaporation (see inset)




Figure 4. Variation of film residual stress with $[\text{O}_2]$

Reference	Resistivity ratio	Sputtering step					Annealing step					Film characterization			
		Deposition technique	Target	Deposition pressure	Atmosphere	Temperature	Annealing ?	Temperature	Duration	Annealing pressure	Atmosphere	Contact	Measurement type	Grain size	Thickness
<i>This work</i>	2300	DC sputtering	V	5 mTorr	O ₂ 15%, Ar 75%	R.T.	Yes	500 °C	1h	0.2 mbar	Ar 30 sccm	Ni, Au	4 point probe	50 nm	150 nm
<i>Lin 2017 [4]</i>	3700	Sputtering	/	/	/	500 - 600 °C	/	/	/	/	/	Ti, Au	/	/	200 nm
<i>Jung 2016 [5]</i>	5700	RF sputtering	VO ₂	6 mTorr	Ar	500 °C	Yes	500 °C	40 min	6 mTorr	O ₂ 1 sccm	/	4 point probe	298 nm	110 nm

Table 2. Comparison of best state of the art resistivity ratio of VO_2 films sputtered on SiO_2/Si substrates