

Variability and Intrinsic Noise Effects in ULV CMOS SRAM Demystified

Léopold Van Brandt¹ Fernando Silveira² Jean-Charles Delvenne¹
David Bol¹ Denis Flandre¹

¹ICTEAM Institute, UCLouvain, Louvain-la-Neuve, Belgium


²Electrical Engineering Department, Universidad de la República, Uruguay

leopold.vanbrandt@uclouvain.be

3rd of July





CMOS SRAM Arrays and Bitcell Failure Probability




SleepRunner ULP MCU [Bol et al., 2021]

32 kB SRAM array = 262 144 *bitcells* implemented with MOS transistors

Functional bitcell: capable of retaining a “0” or “1”
and not losing this data during operation!



CMOS SRAM Arrays and Bitcell Failure Probability





SleepRunner ULP MCU [Bol et al., 2021]

32 kB SRAM array = 262 144 *bitcells* implemented with MOS transistors

Functional bitcell: capable of retaining a “0” or “1”
and not losing this data during operation!

Failure “risk” (probability P_{fail}) due to uncertainties: *process variability*
intrinsic noise


Need to guarantee (estimate) $P_{\text{fail}} \lesssim 1 - 10 \text{ ppm}$ (1 ppm = 10^{-6}).



Statistical Process Variability

↔ time-independent *random* variations (δV_{th}) in physical parameters (V_{th}) of identically manufactured transistors

Due to the discreteness of the charge and the atomicity of matter:



gate *line edge roughness*

oxide thickness fluctuation

random dopant $\bullet \bullet$ fluctuations


$$\delta V_{th} = \delta V_{thLER} + \delta V_{th\delta t_{ox}} + \delta V_{th\bullet} + \dots$$

[Asenov et al., 2003a]

Statistical Process Variability

↔ time-independent *random* variations (δV_{th}) in physical parameters (V_{th}) of identically manufactured transistors

Due to the discreteness of the charge and the atomicity of matter:



gate line edge roughness

oxide thickness fluctuation

random dopant $\bullet \bullet$ fluctuations

$$\delta V_{th} = \delta V_{thLER} + \delta V_{th\delta t_{ox}} + \delta V_{th\bullet} + \dots$$

[Asenov et al., 2003a]


Dominant effect: \xrightarrow{CLT}

$$V_{th} \sim \mathcal{N}(V_{th0}, \sigma_{V_{th}}) \text{ with } \sigma_{V_{th}} = \frac{A_{V_{th}}}{\sqrt{W \cdot L}}$$




Intrinsic Noise

↔ *randomly time-fluctuating signal generated within the devices themselves*



Interpretation/modelling:


$$i_D(t) = I_D + i_{d,n}(t)$$



Thermal and flicker noise sources \approx Gaussian


Intrinsic Noise

↔ randomly time-fluctuating signal generated within the devices themselves




Interpretation/modelling:

$$i_D(t) = I_D + i_{d,n}(t)$$



Thermal and flicker noise sources \approx Gaussian

Random Telegraph Noise (RTN): capture/emission of electrons by single trap



Measured $\Delta I_D / I_D = 30\%$ in 28 nm FD-SOI! [Van Brandt et al., 2019]

ULV CMOS SRAM Design (I)

↔ smallest transistors (W_{\min} and L_{\min}) for high integration density

↔ reduction of supply voltage (V_{DD})

1 V nominal

↘ 400 – 500 mV *ultra-low voltage* (ULV) operation

~ 150 mV extreme (ultimate ?) ULV

✓ reduced power consumption $P \propto V_{DD} \cdot I_{DS}$



ULV CMOS SRAM Design (I)

↔ smallest transistors (W_{\min} and L_{\min}) for high integration density

↔ reduction of supply voltage (V_{DD})

1 V nominal

↘ 400 – 500 mV *ultra-low voltage* (ULV) operation

~ 150 mV extreme (ultimate ?) ULV


✓ reduced power consumption $P \searrow \searrow \propto V_{DD} \searrow \cdot I_{DS} \searrow$

✗ worsened sensitivity to **variability** and **noise**

Robustness of SRAM bitcell against read/write/**hold** failures?




ULV CMOS SRAM Design (II): Functional Yield



How do we define/extract/predict P_{fail} ?

ULV CMOS SRAM Design (II): Functional Yield



How do we define/extract/predict P_{fail} ?


Outline

1. Context and Motivation
 - CMOS SRAM Arrays and Bitcell Failure Probability
 - Statistical Process Variability
 - Intrinsic Noise
 - ULV CMOS SRAM Design
2. Variability-Induced Failures
 - SRAM Static Stability
 - Monte-Carlo Simulation
 - Semi-Analytical Methodology to Predict Hold Failure Probability
3. Noise-Induced Transient Bit Flips
 - Notion of Dynamic Stability
 - Transient Noise Simulations
4. Discussion and Conclusions
 - Reported Mean Times to Failure in Various Conditions
 - Process Variability + RTN + Gaussian Noise


Variability-Induced Failures

SRAM Static Stability

↪ stability of “as-fabricated” bitcell at time zero



“Butterfly” [Seevinck et al., 1987]





Functional bitcell: capable of retaining a “0” or “1” \iff $SNM > 0$

(Worst-Case) *Static Noise Margin* = robustness against static variations

SRAM Static Stability

↔ stability of “as-fabricated” bitcell at time zero





Functional bitcell: capable of retaining a “0” or “1” $\iff SNM > 0$

(Worst-Case) *Static Noise Margin* = robustness against static variations

Strongly affected by $\left\{ \begin{array}{l} \text{supply voltage } (V_{DD}) \text{ reduction} \\ \text{temperature } (T) \text{ increase} \\ \text{process variability} \end{array} \right.$

SRAM Static Stability

↔ stability of “as-fabricated” bitcell at time zero





Functional bitcell: capable of retaining a “0” or “1” $\iff SNM > 0$

(Worst-Case) *Static Noise Margin* = robustness against static variations

Strongly affected by $\left\{ \begin{array}{l} \text{supply voltage } (V_{DD}) \text{ reduction} \\ \text{temperature } (T) \text{ increase} \\ \text{process variability} \end{array} \right.$

SRAM Static Stability

↔ stability of “as-fabricated” bitcell at time zero



Functional bitcell: capable of retaining a “0” or “1” \iff $SNM > 0$

(Worst-Case) *Static Noise Margin* = robustness against static variations


Strongly affected by $\left\{ \begin{array}{l} \text{supply voltage } (V_{DD}) \text{ reduction} \\ \text{temperature } (T) \text{ increase} \\ \text{process variability} \end{array} \right.$

Monte-Carlo Simulation


Simulate N_s bitcells (latches).

For each latch, "throw dice"

- for each transistor parameter (V_{th}), sampling from the *distribution*;



$$\rightarrow \left\{ \begin{array}{l} V_{th,n,1} \\ V_{th,p,1} \\ V_{th,n,2} \\ V_{th,p,2} \end{array} \right\} \rightarrow$$



- classify as either *functional* or *defective*.

↔ iff the two stable logic states "0" and "1" exist


Unbiased estimator of P_{fail} : $\hat{P}_{fail} = N_{defective}/N_s$; how many samples (N_s)?

Monte-Carlo Simulation


Simulate N_s bitcells (latches).

For each **latch**, "throw dice"

- for each transistor parameter (V_{th}), sampling from the *distribution*;



$$\rightarrow \begin{Bmatrix} V_{th,n,1} \\ V_{th,p,1} \\ V_{th,n,2} \\ V_{th,p,2} \end{Bmatrix} \rightarrow$$



- classify as either **functional** or **defective**.

↔ iif the two stable logic states "0" and "1" exist

Unbiased estimator of P_{fail} : $\hat{P}_{fail} = N_{defective}/N_s$; how many samples (N_s)?

accuracy of $(1 - \varepsilon) \cdot 100\%$

confidence level of $(1 - \delta) \cdot 100\%$

$$\left. \begin{array}{l} \text{accuracy of } (1 - \varepsilon) \cdot 100\% \\ \text{confidence level of } (1 - \delta) \cdot 100\% \end{array} \right\} P\left(\frac{|P_{fail} - \hat{P}_{fail}|}{P_{fail}} \leq \varepsilon\right) = 1 - \delta$$

$$\Rightarrow N_s = \frac{2}{\varepsilon^2} (\text{erf}^{-1}(1 - \delta))^2 \frac{1}{P_{fail}}$$


$(1 - \varepsilon) = (1 - \delta) = 90\%$, target $P_{fail} = 10$ ppm $\Rightarrow N_s = 27$ million!

Monte-Carlo Simulation


Simulate N_s bitcells (latches).

For each **latch**, "throw dice"

- for each transistor parameter (V_{th}), sampling from the *distribution*;



$$\rightarrow \begin{Bmatrix} V_{th,n,1} \\ V_{th,p,1} \\ V_{th,n,2} \\ V_{th,p,2} \end{Bmatrix} \rightarrow$$



- classify as either **functional** or **defective**.

\leftrightarrow iff the two stable logic states "0" and "1" exist

Unbiased estimator of P_{fail} : $\hat{P}_{fail} = N_{defective}/N_s$; how many samples (N_s)?

accuracy of $(1 - \varepsilon) \cdot 100\%$

confidence level of $(1 - \delta) \cdot 100\%$

$$\left. \begin{array}{l} \text{accuracy of } (1 - \varepsilon) \cdot 100\% \\ \text{confidence level of } (1 - \delta) \cdot 100\% \end{array} \right\} P\left(\frac{|P_{fail} - \hat{P}_{fail}|}{P_{fail}} \leq \varepsilon\right) = 1 - \delta$$

$$\implies N_s = \frac{2}{\varepsilon^2} (\text{erf}^{-1}(1 - \delta))^2 \frac{1}{P_{fail}}$$



$(1 - \varepsilon) = (1 - \delta) = 90\%$, target $P_{fail} = 10$ ppm $\implies N_s = 27$ million!

Cheaper but less accurate: accelerated Monte-Carlo (importance sampling);
SRAM analytical modelling (insightful!)

Methodology "in between": deterministic simulations + analytical statistics


Static Failure Detection

Static noise margin extraction:



Static Failure Detection


Static noise margin extraction:



$$SNM(\delta V_1, \delta V_2) \begin{matrix} > \\ < \end{matrix} 0?$$


Cheap **deterministic** simulation
("DC sweep") at *circuit* level

"Butterfly plot" [Seevinck et al., 1987]



Static Failure Detection


Static noise margin extraction:



$$SNM(\delta V_1, \delta V_2) \begin{matrix} > \\ < \end{matrix} 0?$$


Cheap **deterministic** simulation
("DC sweep") at *circuit* level

"Butterfly plot" [Seevinck et al., 1987]



Static Failure Detection

Static noise margin extraction:



$$SNM(\delta V_1, \delta V_2) \begin{matrix} > \\ < \end{matrix} 0?$$


Cheap **deterministic** simulation
("DC sweep") at *circuit* level

+ knowledge of variability,
at the *transistor* level.



"Propagate the *statistics*" → efficient analytical calculation of P_{fail} !

"Butterfly plot" [Seevinck et al., 1987]



Threshold Voltage Imbalance Representation

“Transistor to circuit parameter”





Illustration with Monte-Carlo simulation:



28 nm FD-SOI SPW latch

RVT nMOS and LVT pMOS transistors

Minimal dimensions ($L_n = L_p = 30$ nm

$W_n = W_p = 80$ nm);

$V_{DD} = 200$ mV; $T = 300$ K; TT corner.


Two weeks of total
simulation + analysis time!

5 M latches


↪ 235 defective ($P_{fail} = 47$ ppm)

Failure Probability Prediction

“Propagate the randomness”




(Sub- V_{th}) model



$$\sigma_{\delta V}^2 = \frac{(n_n^2 \sigma_{V_{th,p}}^2 + n_p^2 \sigma_{V_{th,n}}^2)}{(n_n + n_p)^2}$$

Deterministic simulation (“DC sweep”):



Extraction of the failure *boundary* $g(\delta V_1)$

$$\Rightarrow \text{(Almost) exact calculation of } P_{\text{fail}} \\ = 2 \cdot \int_{-\infty}^{+\infty} d\delta V_1 f_{\delta V}(\delta V_1) \int_{-\infty}^{g(\delta V_1)} d\delta V_2 f_{\delta V}(\delta V_2)$$


in **less than a minute!**

[Van Brandt et al., 2023a, in preparation for IEEE TCASII]


Approximated closed-form formula

[Van Brandt et al., 2022, IEEE TCASII]

Accuracy: Benchmark with Former Works



Accuracy: Benchmark with Former Works




Accuracy for P_{fail} down to the ppm still to be proven/confirmed
 \hookrightarrow further comparison with reliable importance sampling?

Noise-Induced Transient Bit Flips

Notion of Dynamic Stability

Ultimate V_{DD} lowering: 70 mV



28 nm FD-SOI RVT transistors

Minimal dimensions $L_n = L_p = 30$ nm

$W_n = W_p = 80$ nm;


pMOS back-gate bias $V_{SB} = 1.6$ V;

room temperature; TT corner

Question: Is *this* SRAM bitcell
“functional”, or not?

Notion of Dynamic Stability

Ultimate V_{DD} lowering: 70 mV



28 nm FD-SOI RVT transistors

Minimal dimensions $L_n = L_p = 30$ nm

$W_n = W_p = 80$ nm;

pMOS back-gate bias $V_{SB} = 1.6$ V;


room temperature; TT corner

Question: Is *this* SRAM bitcell
“functional”, or not?

Yes... at time zero, according to the purely *static* criterion: $SNM = 6$ mV $> 0!$

Notion of Dynamic Stability

Ultimate V_{DD} lowering: 70 mV



28 nm FD-SOI RVT transistors

Minimal dimensions $L_n = L_p = 30$ nm

$W_n = W_p = 80$ nm;

pMOS back-gate bias $V_{SB} = 1.6$ V;

room temperature; TT corner

Question: Is *this* SRAM bitcell
“functional”, or not?

Yes... at time zero, according to the purely *static* criterion: $SNM = 6$ mV $> 0!$

However, we expect poor noise immunity during *retention* operation.


Noise-Induced Bit Flips

Is the SRAM bitcell “functional” at $V_{DD} = 70 \text{ mV}$?

Noise-Induced Bit Flips

Is the SRAM bitcell “functional” at $V_{DD} = 70 \text{ mV}$?

Let us perform a real time-domain simulation of the retention operation:




The bitcell is well functional at time zero.

For *this* experiment, the initial state is retained at least during 1 ms! However...

Noise-Induced Bit Flips

Is the SRAM bitcell “functional” at $V_{DD} = 70 \text{ mV}$?

Let us perform a real time-domain simulation of the retention operation:



The bitcell is well functional at time zero.

For *this* experiment, the initial state is retained at least during 1 ms! However...

A *bit flip* due to the *intrinsic transistor noise* here occurs at $t \approx 1.3 \text{ ms}$


Repeating and/or lengthening experiment \rightarrow *mean time to failure (MTTF)*

The bitcell is dynamically *unstable*, and must be classified as defective!

Transient Noise Simulation

↔ true noise simulation in the time domain (NOISETRAN in SPICE).

↔ **CPU intensive**



[Bolcato and Poujois, 1992]

Random Gaussian noise source


added in parallel to each (noisy) device
generated independently according to
device compact model

→ General TRAN simulation

Simulation methodology described in [Van Brandt et al., 2023b]

Ultimate V_{DD} Lowering


[Van Brandt et al., 2023b]




Ultimate V_{DD} Lowering

[Van Brandt et al., 2023b]

(a) $V_{DD} = 60$ mV: $SNM = 3$ mV $MTTF = 96$ μ s




(b) $V_{DD} = 70$ mV: $SNM = 6$ mV $MTTF = 8$ ms



Random Telegraph Noise (RTN)

↔ not incorporated in industrial PDK

⇒ We introduce it as a series-voltage source $\delta V(t)$ at inverter level:



RTN parameters: $\delta V_0 = 32$ mV, $\bar{\tau}_e = \bar{\tau}_c = 2$ μ s
 $\sim \Delta I_D / I_D \approx 30$ % in 28 nm FD-SOI transistors
[Van Brandt et al., 2019]

Simulated case:

[Van Brandt et al., 2023b]


28 nm FD-SOI Single-P-Well inverter (RVT nMOS and LVT pMOS);

$V_B = 0$; $V_{DD} = 150$ mV; $T = 120$ °C.

Bandwidth of generated Gaussian noise: $f_{\max} = 500$ MHz ($dt = 1$ ns);

simulation duration $T = 20$ ms

Random Telegraph Noise (RTN)




A bit flip has occurred at 13.38 ms!

The large RTN dynamically reduces the Gaussian noise margin:
 SNM from 29 mV (nominal value) to 15 mV

⇒ endangers the noise immunity of the SRAM bitcell!

Reported *MTTF* in Various Conditions



Variability vs RTN vs Gaussian Noise?

In 28 nm FD-SOI CMOS technology:

Process **variability**: estimated $\sigma_{V_{th}} \sim 20 \dots 30 \text{ mV}$

Measured large-amplitude **RTN**: $\Delta I_D / I_D = 30\% \longleftrightarrow \Delta V_{th}$ conversion?

[Van Brandt and Flandre, 2020]

$$\frac{\Delta I_D}{I_D} = \underbrace{\frac{g_m}{I_D}}_{\approx 19 \text{ V}^{-1}} \cdot \Delta V_{th} \implies \Delta V_{th} \approx 16 \text{ mV}$$

At inverter level, two transistors in worst-case RTN scenario: $\delta V_0 = 32 \text{ mV}$

Important quantitative conclusion: $\Delta V_{th} < \sigma_{V_{th}} \ll 3 - 6 \cdot \sigma_{V_{th}}$, i.e. **process variability remains the major concern**

However, together with variability, RTN reduces the noise margins;

Gaussian noise ($\sigma \approx 6 \text{ mV}$) can then induce transient bit flips

State-of-the-Art and Contributions

Toward efficient assessment of SRAM bitcell reliability

Process variability has remained the dominant concern

- Monte-Carlo much too expensive for low failure probability (ppm)
- Quite well covered, notably importance sampling methods
- Novel non-Monte-Carlo methodology:
deterministic circuit simulations + knowledge of V_{th} statistics

⇒ P_{fail} calculated exactly in less than a minute!

State-of-the-Art and Contributions

Toward efficient assessment of SRAM bitcell reliability

Process variability has remained the dominant concern

- Monte-Carlo much too expensive for low failure probability (ppm)
- Quite well covered, notably importance sampling methods
- Novel non-Monte-Carlo methodology:
deterministic circuit simulations + knowledge of V_{th} statistics

⇒ P_{fail} calculated exactly in less than a minute!

Intrinsic noise much less covered [Veirano et al., 2016]

- Noise simulation framework relying on industrial SPICE tools and PDK

⇒ to observe noise-induced transient bit flips [Van Brandt et al., 2023b]

- Accelerated but home-made simulator [Rezaei et al., 2020]

State-of-the-Art and Contributions

Toward efficient assessment of SRAM bitcell reliability

Process variability has remained the dominant concern

- Monte-Carlo much too expensive for low failure probability (ppm)
- Quite well covered, notably importance sampling methods
- Novel non-Monte-Carlo methodology:
deterministic circuit simulations + knowledge of V_{th} statistics

⇒ P_{fail} calculated exactly in less than a minute!

Intrinsic noise much less covered [Veirano et al., 2016]

- Noise simulation framework relying on industrial SPICE tools and PDK

⇒ to observe noise-induced transient bit flips [Van Brandt et al., 2023b]

- Accelerated but home-made simulator [Rezaei et al., 2020]

For both, we have to think semi-analytical, accelerated statistical methods!

Bibliography I

- Agarwal, K. and Nassif, S. (2006). Statistical Analysis of SRAM Cell Stability. In *Proceedings of the 43rd annual Design Automation Conference*, pages 57–62.
- Asenov, A., Brown, A. R., Davies, J. H., Kaya, S., and Slavcheva, G. (2003a). Simulation of Intrinsic Parameter Fluctuations in Decananometer and Nanometer-Scale MOSFETs. *IEEE Transactions on Electron Devices*, 50(9):1837–1852.
- Asenov, A., Kaya, S., and Brown, A. R. (2003b). Intrinsic Parameter Fluctuations in Decananometer MOSFETs Introduced by Gate Line Edge Roughness. *IEEE Transactions on Electron Devices*, 50(5):1254–1260.
- Bol, D., Schramme, M., Moreau, L., Xu, P., Dekimpe, R., Saeidi, R., Haine, T., Frenkel, C., and Flandre, D. (2021). SleepRunner: A 28-nm FDSOI ULP Cortex-M0 MCU With ULL SRAM and UFBR PVT Compensation for 2.6-3.6- μ W/DMIPS 40-80-MHz Active Mode and 131-nW/kB Fully Retentive Deep-Sleep Mode. *IEEE Journal of Solid-State Circuits*.
- Bolcato, P. and Poujois, R. (1992). A new approach for noise simulation in transient analysis. In *Circuits and Systems, 1992. ISCAS'92. Proceedings., 1992 IEEE International Symposium on*, volume 2, pages 887–890. IEEE.

Bibliography II

- Calhoun, B. H. and Chandrakasan, A. P. (2006). Static Noise Margin Variation for Sub-threshold SRAM in 65-nm CMOS. *IEEE Journal of Solid-State Circuits*, 41(7):1673–1679.
- Mukhopadhyay, S., Mahmoodi, H., and Roy, K. (2005). Modeling of Failure Probability and Statistical Design of SRAM Array for Yield Enhancement in Nanoscaled CMOS. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 24(12):1859–1880.
- Rezaei, E., Donato, M., Patterson, W. R., Zaslavsky, A., and Bahar, R. I. (2020). Fundamental Thermal Limits on Data Retention in Low-Voltage CMOS Latches and SRAM. *IEEE Transactions on Device and Materials Reliability*, 20(3):488–497.
- Saeidi, R., Sharifkhani, M., and Hajsadeghi, K. (2014). Statistical Analysis of Read Static Noise Margin for Near/Sub-Threshold SRAM Cell. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 61(12):3386–3393.
- Seevinck, E., List, F. J., and Lohstroh, J. (1987). Static-Noise Margin Analysis of MOS SRAM Cells. *IEEE Journal of Solid-State Circuits*, 22(5):748–754.
- Van Brandt, L., Bol, D., and Flandre, D. (2023a). Exact Calculation of the Variability-Induced Failure Probability in Subthreshold CMOS Latches and SRAM. *IEEE Transactions on Circuits and Systems II: Express Briefs*. In preparation.

Bibliography III

- Van Brandt, L., Esfeh, B. K., Kilchytska, V., and Flandre, D. (2019). Robust Methodology for Low-Frequency Noise Power Analyses in Advanced MOS Transistors. In *2019 Joint International EUROSIOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSIOI-ULIS), Grenoble, France*, pages 1–4.
- Van Brandt, L. and Flandre, D. (2020). Quantitative Investigation of the Interplay between Intrinsic Transistor Noise and Circuit Nonlinearities. Invited talk at the MOS-AK Workshop, Giessen, Germany.
- Van Brandt, L., Saeidi, R., Bol, D., and Flandre, D. (2022). Accurate and Insightful Closed-Form Prediction of Subthreshold SRAM Hold Failure Rate. *IEEE Transactions on Circuits and Systems I: Regular Papers*, pages 1–14.
- Van Brandt, L., Silveira, F., Delvenne, J.-C., and Flandre, D. (2023b). On Noise-Induced Transient Bit Flips in Subthreshold SRAM. In *9th Joint International EUROSIOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSIOI-ULIS), Tarragona, Spain*.
- Veirano, F., Silveira, F., and Naviner, L. (2016). Minimum Operating Voltage Due to Intrinsic Noise in Subthreshold Digital Logic in Nanoscale CMOS. *Journal of Low Power Electronics*, 12(1):74–81.