

Investigation and Optimization of Traps Properties in Al₂O₃/SiO₂ Dielectric Stacks

Yiyi Yan, Valeriya Kilchytska, Sébastien Faniel, Denis Flandre, Jean-Pierre Raskin

¹ICTEAM Institute, Université catholique de Louvain, Louvain-la-Neuve, Belgium, yiyi.yan@uclouvain.be

Abstract — In this work, the properties of the interface traps between various Al₂O₃/SiO₂ dielectric stacks and Si substrate are investigated by the conductance method. The trap state density and energy level distribution in the silicon bandgap are extracted for four stacks fabricated by different processes. Our results indicate that the trap state density can be optimized so that Al₂O₃/SiO₂ can be advantageous for nano-scale transistors and resistive switching memory.

Keywords - Al₂O₃/SiO₂ dielectric stacks; MOS capacitor; Interface trap density.

I. INTRODUCTION

Al₂O₃ metal oxide has been introduced in many applications, including gate dielectric in metal-oxide-semiconductor field-effect transistors (MOSFETs) [1], surface passivation in photodetectors and photovoltaics, bipolar resistive random access memory (RRAM) and radio frequency switches [2]. As the quality of the silicon interface critically influences the performance of such devices, a thin interfacial SiO₂ layer is usually grown between metal oxide and silicon. In order to understand the physical origin of the interface traps and optimize the deposition technique of the stacks, we further investigate the properties of the interface traps between thin dielectric Al₂O₃/SiO₂ stacks on silicon substrate in the present work. With the conductance method, we extract the trap density, their energy level distribution in the Si bandgap and thus optimize the stack quality.

II. RESULTS AND DISCUSSION

We prepared four kinds of gate dielectric stacks in this work. Table I lists the compositions of four stacks and the related thicknesses of different dielectric layers. Figure 1 is the schematic cross-section of a MOS capacitor with the Al₂O₃/SiO₂ stack. We use a non-destructive 907 μ m-diameter Hg probe as gate contact. Here, R_s is the series resistance of the Si substrate. C_{ox} is the capacitance of the dielectric stack. G_p and C_p are the parallel equivalent conductance and capacitance, respectively, corresponding to the Si top interface. Figure 2a shows the measured C-V curves with for frequencies from 1 kHz to 1 MHz for sample 1 (sample 2 features similar response). Large and weaker frequency dispersion are observed, respectively, in accumulation and in depletion region. Moreover, a "bump" appears in the lower-frequency C-V curves ($f < 100$ kHz).




Figure 1. Schematic cross-section of MOS capacitor with the Al₂O₃/SiO₂ stack. The inset shows the equivalent circuit of the MOS capacitor.

TABLE I: SUMMARY FOR FOUR GATE DIELECTRIC STACKS

Sample number	Dielectric stack	Target thickness (nm)	Measured thickness (nm)*	EOT (nm)**	Dit (cm ⁻² eV ⁻¹)
1	PE-ALD Al ₂ O ₃ / PE-ALD SiO ₂	3.5/2	3.7±0.2/2.5	4.1	6.37×10 ¹¹
2	T-ALD Al ₂ O ₃ / PE-ALD SiO ₂	3.5/2	3.5±0.2/2.5	4.0	5.87×10 ¹¹
3	PE-ALD Al ₂ O ₃ / thermal SiO ₂	3.5/2	2.8±0.1/2.5	3.7	5.20×10 ¹⁰
4	T-ALD Al ₂ O ₃ / thermal SiO ₂	3.5/2	3.2±0.2/2.5	3.9	6.21×10 ¹⁰

* Measured thickness is the average value of 16 points on one sample.

** By using the measured thickness of each layer and theoretical permittivity, Equivalent Oxide Thickness (EOT) is calculated by: $t_{EOT} = t_{SiO_2} + (k_{SiO_2}/k_{Al_2O_3})t_{Al_2O_3}$.

Besides, one can see the frequency-dependent flatband shift, which prevents the correct flatband voltage (V_{fb}) extraction. Using the model proposed in [3], corrected capacitance and conductance, C_c and G_c , can be calculated in order to withdraw the effect of series resistance (R_s in Fig. 1). The corrected C-V curves are plotted in Fig. 2b. In the accumulation region, the frequency dispersion caused by R_s is eliminated. However, the "bump" and frequency-dependent flatband shift still exist. The "bump" is a sign of the interface trap presence. The frequency-dependent flatband shift is related to high interface trap density (D_{it}), which results in the Fermi-level pinning [4] when $qD_{it} \approx C_{ox}$. In other words, when $qD_{it} > C_{ox}$, the flatband voltage shifts with frequency. To make a comparison with C_{ox} , we calculate D_{it} in the following discussion.

Figure 3a shows the G_c/ω (V) curves. The peak positions of the G_c/ω (V) curves shift to low voltage values with increasing frequency due to the presence of interface trap states. Moreover, the peak amplitude decreases with increasing frequency. Therefore, we obtain the interface trap response for a gate voltage range from 0.06 to 0.24 V, under the related frequencies of Fig. 3a. In order to accurately estimate the interface trap density and calculate the correct time constant [5], we further withdraw the capacitance of the dielectric stack (C_{ox}). Figure 3b presents the G_p/ω (ω) curves, where ω is the angular frequency ($2\pi f$) and G_p is the parallel equivalent conductance in Fig. 1.

The full width at half maximum (FWHM) of G_p/ω (ω) curves are broader than that of Gaussian function with single level trap state. This implies that a large dispersion exists in the time constant of the interface trap and the interface trap states distribute at different energy levels in the Si bandgap. The quantitative relationship between G_p/ω and D_{it} is given by Eq. 1 [6], where τ is the time constant of the interface trap and q is electron charge. For a given response gate voltage, G_p/ω reaches the maximum value when $\omega\tau = 1$. Therefore, the interface trap density (D_{it}) can be approximately calculated through equation 2 [7].

$$\frac{G_p}{\omega} = \frac{qD_{it}}{2\omega\tau} \ln(1 + (\omega\tau)^2) (1), \quad D_{it} \approx \frac{2.5}{q} \left(\frac{G_p}{\omega} \right)_{\max} (2)$$

The calculated qD_{it} of 1.02×10^{-7} F/cm² has the same order of magnitude as C_{ox} (5.25×10^{-7} F/cm²). This results in the weak Fermi-level pinning and therefore, the frequency-dependent shifts appearing in sample 1.

According to the Shockley-Read-Hall statistics of the capture and emission rate [8], the time constant of the interface trap (τ) depends on the energy difference ($\Delta E = E_T - E_V$) between the trap energy level (E_T) and the top of the Si valence band (E_V) in p-type Si as below [9]:

$$\tau = \frac{1}{\omega} = \frac{\exp(\Delta E/kT)}{\sigma v_t N_V} (3)$$

For an angular frequency ω responding to $(G_p/\omega)_{\max}$ in Fig. 3b, a ΔE can be calculated through Eq. 3. By combining Eq. 2 and 3, we obtain the $D_{it}(\Delta E = E_T - E_V)$ profile that is plotted in Fig. 4. It can be found that at room temperature, the trap energy states distribute in the band from 0.315 to 0.352 eV above the top of the Si valence band. Moreover, the maximal trap densities of 6.37×10^{11} cm⁻²eV⁻¹ and 4.09×10^{11} cm⁻²eV⁻¹ for sample 1 and 2, respectively, appear at the energy level of 0.339 eV and 0.334 eV.

Figure 5 demonstrates the measured C-V curves for sample 3 (sample 4 presents similar response). It is obvious that in the depletion region, the “bump” does not appear and the frequency dispersion is strongly reduced. These are attributed to low D_{it} value. Indeed, in Table I, samples 3 and 4 have the D_{it} values of about 5×10^{10} cm⁻²eV⁻¹ which are an order of magnitude lower than that of samples 1 and 2. The results are consistent with earlier research [3]. They suggest that in the case of PE-ALD SiO₂ (as in the samples 1, 2) the surfaces of the Si wafers may be damaged by the plasma in the pretreat step of PE-ALD. Contrarily, in the case of thermal SiO₂ (as in samples 3 and 4), D_{it} value is low thanks to the protection




Figure 4. $D_{it}(\Delta E = E_T - E_V)$ profile of sample 1 and 2 calculated by combining equations 2 and 3 in the text, showing D_{it} distributes in the energy band of the Si.




Figure 5. Measured capacitance versus gate voltage from 1 kHz to 1 MHz for sample 3.

of the thermal SiO₂. A positive V_{fb} value can now be extracted corresponding to a negative value of oxide charges in the gate stack. This could make possible the reduction of doping in nMOSFETs while maintaining the threshold voltage [1].

Summarizing, the high quality SiO₂ layer plays an important role in the thin Al₂O₃/SiO₂ stacks on Si substrates. Using conductance method, we accurately extract the interface traps for four thin Al₂O₃/SiO₂ stacks fabricated using different fabrication processes. Our results reveal that the optimized synthesis technology of the SiO₂ layer allows to reduce the interface trap density for an order of magnitude. This could improve the final performance of nano-scaled transistors and resistive switching memory [10].

REFERENCES

- [1] J. Robertson, *Eur. Phys. J. Appl. Phys.*, vol. 28, no. 3, pp. 265–291, Dec. 2004.
- [2] N. Wainstein, G. Adam, E. Yalon, and S. Kvatinsky, *Proc. IEEE*, vol. 109, no. 1, pp. 77–95, Jan. 2021.
- [3] Yan, Yiyi, et al. *Microelectronic Engineering* (2022): 111708.
- [4] K. Martens et al., *Solid-State Electronics*, vol. 51, no. 8, pp. 1101–1108, Aug. 2007.
- [5] Vandendaele, W., et al. *2020 IEEE International Electron Devices Meeting (IEDM)*. IEEE, 2020.
- [6] K. Martens et al., *IEEE Transactions on Electron Devices*, vol. 55, no. 2, pp. 547–556, Feb. 2008.
- [7] Dieter K. Schroder, *Semiconductor Material and Device Characterization*. USA: Wiley, 2005.
- [8] W. Shockley and W. T. Read, *Phys. Rev.*, vol. 87, no. 5, pp. 835–842, Sep. 1952.
- [9] R. Engel-Herbert, Y. Hwang, and S. Stemmer, *Journal of Applied Physics*, vol. 108, no. 12, p. 124101, Dec. 2010.
- [10] C. Mahata et al., *Appl. Phys. Lett.*, vol. 114, no. 18, p. 182102, May 2019.




Figure 2. (a) Measured capacitance versus gate voltage from 1 kHz to 1 MHz for sample 1 and (b) corrected capacitance versus gate voltage after withdrawing series resistance effect for the same sample.




Figure 3. (a) Corrected G_c/ω (V) curves after withdrawing series resistance from 1 kHz to 1 MHz for sample 1. (b) Parallel equivalent conductance (G_p/ω) as a function of angular frequency (ω) at different response gate voltages in depletion region for sample 1.