

# A Compact 120 GHz LNA in 22 nm FD-SOI with Back-Gate Controllable Variable-Gain

M. Rack<sup>#</sup>, L. Nyssens<sup>#</sup>, Q. H. Le<sup>§</sup>, D. K. Huynh<sup>§</sup>, T. Kämpfe<sup>§</sup>, J.-P. Raskin<sup>#</sup>, D. Lederer<sup>#</sup>

<sup>#</sup>Université catholique de Louvain, Belgium

<sup>§</sup>Center Nanoelectronic Technologies, Fraunhofer IPMS, Germany

**Abstract**—This paper describes the design and implementation of a 113.5-127 GHz D-band LNA using GlobalFoundries' 22 nm FD-SOI technology. The proposed design achieves 6.6 dB of minimal noise-figure in-band for a peak gain of 17.5 dB at its nominal bias for a 27.5 mW power-consumption using a low supply voltage of 0.75 V, and can achieve an NF down to 6.1 dB and gain up to 19.1 dB in a high-performance state. On top of that, the LNA can be configured as a variable-gain device by making use of the unique back-gate bias node of the 22FDX® technology. In that case, a 9.7 dB gain-control is achieved over a 2 V bias range at the back-gates. The design achieves a low area of 0.039 mm<sup>2</sup> thanks to its layout based on compact transformers.

**Keywords**—LNA, variable gain, beyond 5G, mm-wave, sub-THz, D-band, FD-SOI, transformer, noise-figure (NF).

## I. INTRODUCTION

The 60 GHz of continuous spectrum that it offers makes D-band (110-170 GHz) of particularly high interest for next generations of communication standards (such as 6G) targeting data rates up to 100 Gbit/s, as well as being an appealing band for high-accuracy radar systems [1].

Today, commercially available technologies such as sub-30 nm fully-depleted silicon-on-insulator (FD-SOI) nodes offer transit- ( $f_t$ ) and maximum oscillation- ( $f_{max}$ ) frequencies up to 350 GHz [2], along with low noise performance and low power consumption, making such nodes strong candidates for mm-wave and sub-THz front-end modules (FEM). On top of those RF performances, silicon-based technologies have the advantage of offering state-of-the-art digital and baseband circuitry alongside FEMs, supporting an efficient monolithic single-chip integration of a full communications system.

In this paper, the design and measurements of a differential 113.5 to 127 GHz low-noise amplifier (LNA) with 9.7 dB variable-gain in GlobalFoundries' 22 nm FD-SOI node are presented. Overall, the highly compact design achieves 17.5 dB of peak gain for 6.6 dB of minimum noise figure under its nominal bias condition (0.75 V supply for 27.5 mW).

## II. CIRCUIT DESIGN

The LNA design includes four stages based on common-source differential-pair cores with cross-coupled neutralization capacitors for stabilization, as illustrated in Fig. 1a.

The interstage matching circuits are based on compact transformer cells, that include center-tap connections that provide the biasing for the amplifier cores.

At the input and output, the matching circuits are also based on transformer elements, and those passive networks are implemented to function simultaneously as baluns to drive the

differential circuit in a balanced manner. It is worth noting that this design choice based on transformer elements inherently comes with the benefit of electrostatic discharge (ESD) protection from the interfacing input/output pads.

The overall schematic along with the core layout of the 4-stage LNA is presented in Fig. 2.

### A. Transistor Dimensions

The choice of the transistor finger width ( $W_f$ ) dictates the gate resistance of the device and also affects strongly the NFmin value. Shorter  $W_f$  values are then preferred for LNA designs, though this comes at the price of increased fringing capacitances at the finger tips and therefore to a lower  $f_t$ , as can be seen from the simulation-based data of Fig. 1b.

The length  $L_g$  of each transistor was relaxed from the nominal 20 nm to 24 nm to reduce noise contribution from the gate accesses. This trade-off is highlighted in Fig. 1b. Relaxing  $L_g$  to 24 nm comes with a little sacrifice in  $f_t$  (and therefore available gain of the stage) but for improved noise figure (NF). It is also shown that relaxing  $L_g$  further to 28 nm only degrades  $f_t$  without any significant change in NF. For these reasons, the gate lengths were set to 24 nm.




Fig. 1. (a) Core amplification stage based on a common-source differential pair with neutralization feedback capacitors. (b) Simulated normalized  $f_t$  and NFmin as a function of transistor finger width for a mm-wave SLVT-NFET device biased to  $V_g = 0.4$  V,  $V_{bg} = 2$  V,  $V_d = 0.75$  V.

In this work,  $W_f$  was set to 0.5  $\mu\text{m}$ , prioritising NFmin performance while suffering an acceptable degradation in  $f_t$ . Each transistor was sized using 33 fingers, separated into 3 parallel transistors of 11 fingers each.

The bias point was set to  $V_g = 0.4$  V,  $V_{bg} = 2$  V, and  $V_d = 0.75$  V to perform the nominal design. This point was chosen in order to implement a flexible design, capable of reducing its performance metrics (gain and NF) by decreasing the overdrive voltage on the devices through the lowering of the high-valued  $V_{bg}$  from the nominal 2 V down to 0 V. This approach leads to an LNA design that can efficiently trade-off power for performance and targeting around 10 dB of gain control through the  $V_{bg}$  tuning of the four stages.




Fig. 2. Schematic diagram of the 4-stage LNA design and associated layout view.

The cross-coupled neutralization capacitors were sized to be approximately 5.5 fF, compensating for the device's  $C_{gd}$  feedback capacitor and unconditionally stabilizing the differential amplification stages over a wide band.

### B. Stage Matching

The first stages of the LNA are sourced-matched close to  $\Gamma_{opt}$  in order to achieve close to minimal noise-figure performance, while the last stages are closer to achieving conjugate matching at their sources to maximize the gain.

These slight variations in source impedances seen from each stage are implemented in practice through the tuning of the MOM capacitors present in parallel with each coil of the transformers, as shown in Fig. 2. Perfect conjugate matching is applied at slightly different frequencies for the four stages in order to broaden and flatten-out the overall gain response targeting close to 15 GHz of 3 dB-gain bandwidth.

### C. Parasitic and EM Simulations

FETs with reference planes up to metal 8 (metallization optimized for low electro-migration) were chosen for this design, in order to rely on the accurate PDK models as heavily as possible and avoid any potential mis-estimation of parasitic elements from low-level interconnects at high frequencies.

At such high-frequencies, all metallic parasitics must be carefully controlled as even small values of parasitic inductors or capacitors impact strongly the node impedances.

During the design process, three major parts of the circuit were simulated as standalone sub-layouts using EM simulators, and mainly take advantage of the topmost metal alu-cap layer (LB) and the two topmost 3 μm-thick copper layers (QA / QB):

#### 1) GSG Probe Pads

Being compatible for 100 μm-pitch GSG probes, the central signal pads in the topmost metal layer (LB) have a dimension of 40 μm height for 50 μm length. After which comes a transition to the QB layer which runs in total over approximately 20 μm of length.

Overall, this pad contributes to approximately 21 fF of shunt capacitance towards the surrounding ground plane and to around 30 pH of series inductance (depicted in Fig. 2).

#### 2) Transformers

All five transformers are implemented having their two inductors as single-turn stacked coils in the QA and QB layers. Using a width of 6 μm and an inner diameter of 27 μm, the two coupled inductors have self-inductance values of approximately 50 pH and a coupling factor  $k$  of 0.6. Those values were determined through optimizations by dedicated EM simulations, enabling Q-factors of approximately 22 at 120 GHz to be achieved (thanks to the high-quality “option 19” back-end of line tailored for mm-wave applications [3]).

#### 3) Interconnects Around Differential Pair

The feedback paths for the neutralization capacitors (paths in grey in Fig. 1a) contribute to non-negligible series inductance. Through careful layout optimization based on EM simulations, the total series inductance in those paths was reduced from 35 pH to 20 pH. Considering their series combination with 5 fF neutralization capacitor at 120 GHz, this optimization reduces their impact on the total imaginary part of the feedback impedance from 11% to 7%.

The common-sources of the differential pair transistors are connected to the overall metallic RF ground plane of the device through LB to M1 vias. Their location is noted by the “V” symbols in Fig. 2. Again, the overlying LB connections were carefully tailored to avoid coupling to the adjacent transformers in the compact design, while still providing a good connection from the ground-plane to the device sources.

Once the individual EM simulations have been optimized to provide the desired response from those different circuit sub-blocks for the desired LNA performance, a full-layout EM-solve was run for a more accurate simulation. In that case, all parts of the layout are connected together into a *single* EM simulation layout that takes into account all coupling, interactions and feedbacks present in the final layout design.




Fig. 3. (a) Measured and simulated performance of the final design at nominal bias ( $V_g = 0.4$  V,  $V_{bg} = 2$  V and  $V_{dd} = 0.75$  V). (b) Microphotograph of the LNA.

Some discrepancies were observed between the full-layout EM simulation and the partitioned-layout EM simulation due to some proximity interactions in the compact layout. The slight change in the LNA behaviour was compensated for by tailoring the MOM capacitors influencing the different interstage matching circuits to achieve again an optimal response. All values of the implemented MOM capacitors are given in Fig. 2, corresponding to those included in the most accurate full-layout final design simulation (and fabrication).

### III. MEASUREMENT RESULTS

#### A. Setup

The fabricated LNA was measured on-wafer using a tuner-based D-band noise measurement setup from Focus Microwave capable of simultaneously measuring the device's S-parameters. In this setup, the noise figure can be measured directly under 50-Ohm environment or calculated from the extracted noise parameters by using source-pull techniques [4].

The LNA was biased using two 6-pin DC probes placed in the north and south configuration at  $90^\circ$  to the RF probes through the pads depicted in the microphotograph of Fig. 3b. These probes include decoupling capacitors that, along-side on-chip integrated decoupling elements, serve to enforce a wideband decoupling between the  $V_{dd}$  pins and the GND pins of the LNA (see associated label in Fig. 3b), and in this configuration, all stages of the LNA are unconditionally stable over a wideband (verified from DC to 200 GHz).

#### B. Performance

The S-parameter and noise-figure measurement results are plotted in blue in Fig. 3a. Under the nominal bias condition of  $V_g$  of 0.4 V,  $V_{bg}$  of 2.0 V, and  $V_{dd}$  of 0.75 V. At this bias the 4-stage LNA draws a DC power of 27.5 mW and achieves a peak gain of 17.5 dB at 120 GHz, with its 3 dB-bandwidth spanning approximately 13.5 GHz, from 113.5 to 127 GHz.

The amplifier is well matched in that band, with the measured  $S_{11}$  being below -10 dB from 112 to 134 GHz.  $S_{22}$  is below -10 dB from 117 to 134 GHz.

The measured noise figure from the two techniques agree well, and the amplifier achieves a minimum noise figure value of 6.6 dB at 117 GHz. Furthermore, the NFmin curve (extracted from the full “noise parameter” technique using source-pulling) demonstrates that optimal noise-figure matching has been achieved at the input of the first stage.

#### C. Model-Hardware Correlation

Fig. 3a also plots simulation results for the LNA at nominal bias.

The correlation is excellent in terms of the S-parameter data, with in particular the two in-band resonant behaviours of  $S_{11}$  and  $S_{22}$  close to the center of the smith chart being well captured. The gain  $S_{21}$  is also well modelled, in terms of in-band peak value, general shape, and out-of-band roll-off.

The minimum simulated NF point occurs at 125 GHz instead of at 117 GHz, but overall the trend and values of the NF data correlate well, with at most 1 dB discrepancy to the measurements.

#### D. Operation Modes: Power vs. Performance Trade-Off

The LNA's  $V_{dd}$  bias can be tuned to trade-off performance (Gain and NF) for DC power consumption.

Measurement results pertaining to those states are plotted in Fig. 4a. It includes the nominal supply-bias of  $V_{dd} = 0.75$  V along with a higher  $V_{dd}$  point of 0.9 V and two lower  $V_{dd}$  points down to 0.5 V.

At  $V_{dd} = 0.9$  V, the *high-performance mode* is achieved, with a peak gain of 19.1 dB and a minimum NF of 6.1 dB, at the price of an increased power consumption of 34.8 mW.

At  $V_{dd} = 0.5$  V, the *low-power mode* is achieved, consuming only 17.5 mW for a peak gain of 15.5 dB and a minimum NF of 7.2 dB.

#### E. Operation Modes: Variable Gain Control

As mentioned in Section II.A, the nominal back-gate was chosen as 2 V so that the overdrive voltages on the gates of the LNA stage-cores could be reduced by lowering  $V_{bg}$ , providing less gain per stage towards variable-gain control.



Table 1. Performance Benchmarking Against State-of-the-Art CMOS D-Band LNAs.

| Reference |            | Technology   | Topology                                                     | Gain (peak)<br>[dB]       | Bandwidth<br>[GHz]           | NF (min.)<br>[dB]        | P <sub>DC</sub><br>[mW]    | Area<br>[10 <sup>-3</sup> mm <sup>2</sup> ] |
|-----------|------------|--------------|--------------------------------------------------------------|---------------------------|------------------------------|--------------------------|----------------------------|---------------------------------------------|
| [5]       | TMTT18     | 28 nm FD-SOI | 4-sage CS single-ended, slow-wave coupled CPWs               | 15.7                      | 143-166                      | 8.5                      | 32                         | 340 <sup>*</sup>                            |
| [6]       | RFIC20     | 45 nm RF-SOI | 3-stage CS differential, transformers                        | 17.2                      | 137-151                      | 6.4                      | 30                         | 250 <sup>*</sup>                            |
| [7]       | RFIC21     | 22 nm FD-SOI | 4-stage CS differential, transformers                        | 20                        | 133-146 <sup>‡</sup>         | 9.2 <sup>§</sup>         | 20                         | 60 <sup>§</sup> , 32 <sup>§*</sup>          |
| [8]       | EuMIC22    | 22 nm FD-SOI | 4-stage CS differential, transmission lines                  | 17                        | 117.6-142.4                  | 8                        | 60                         | 133 <sup>*</sup>                            |
| [9]       | RFIT22     | 40 nm CMOS   | 4-stage CS differential <sup>^</sup> , transforms. & T-lines | 8.7-21.2 <sup>&amp;</sup> | 146-151 <sup>&amp;</sup>     | 8.1 <sup>μ</sup>         | 34-46 <sup>&amp;</sup>     | 240 <sup>*</sup>                            |
| [10]      | IMS22      | 22 nm FD-SOI | 4-stage CS differential, transmission lines                  | 9.0-18.0 <sup>&amp;</sup> | 146.6-157.4 <sup>&amp;</sup> | 7.5-9.3 <sup>&amp;</sup> | 17.5-27.5 <sup>&amp;</sup> | 90 <sup>*</sup>                             |
| This work | Low-Power  | 22 nm FD-SOI | 4-stage CS differential, transformers                        | 15.5                      | 113-127                      | 7.2                      | 17.5                       | 39 <sup>*</sup>                             |
|           | Nominal    |              |                                                              | 17.5                      | 113.5-127                    | 6.6                      | 27.5                       |                                             |
|           | High-perf. |              |                                                              | 19.1                      | 113.5-127                    | 6.1                      | 34.8                       |                                             |
|           | Var.-Gain  |              |                                                              | 8.1-17.8 <sup>&amp;</sup> | 116.5-127 <sup>&amp;</sup>   | 6.6-8.9 <sup>&amp;</sup> | 8.0-38.1 <sup>&amp;</sup>  |                                             |

<sup>\*</sup> without pads (core)    <sup>‡</sup> variable gain (VG)    <sup>§</sup> without T/R switch    <sup>‡</sup> with T/R switch    <sup>‡</sup> with cascoded output    <sup>‡</sup> at max. setting (46 mW)


Fig. 4. Gain and NF: (a) vs. decreasing V<sub>dd</sub>, and (b) vs. decreasing V<sub>bg</sub>.

Fig. 4b plots the gain and NF at the nominal bias with a sweep on the V<sub>bg</sub> value of all stages, from 2.5 V down to 0 V.

The variable gain functionality is well achieved, with a control range of 9.7 dB in the peak gain as a function of V<sub>bg</sub>. The DC power consumption improves down to below 10 mW for the lowest gain settings, while the NF degrades to a value of up to 8.9 dB (up from 6.6 dB). This NF values remains acceptable for a D-band LNA. The input matching remains similar to that of the nominal bias condition (see Fig. 3).

The performance results of the presented LNA are recapped in Table 1 in all operation modes and compared to the state-of-the art CMOS D-band LNAs from the published scientific literature.

#### IV. CONCLUSION

This paper described the design and implementation of a 113.5-127 GHz D-band LNA using GlobalFoundries' 22 nm FD-SOI technology. The proposed design achieves 6.6 dB of minimal noise-figure in-band for a peak gain of 17.5 dB at its nominal bias for a 27.5 mW power-consumption using a low supply voltage of 0.75 V, and can achieve an NF down to 6.1 dB and gain up to 19.1 dB in a "high-performance state" using an 0.9 V supply for 34.8 mW consumption.

On top of that, the LNA can be configured as a variable-gain device by making use of the unique back-gate bias node of the 22FDX® technology. In that case, a 9.7 dB gain control (from 17.8 to 8.1 dB) is achieved over a 2 V bias range at the back-gates, while maintaining a good NF value (6.6 to 8.9 dB).

Overall, the proposed design achieves excellent results with respect to the state of the art (see Table 1), reporting low NF and low power, along with low area (0.039 mm<sup>2</sup>) thanks to its compact layout based on small-sized transformer elements.

#### ACKNOWLEDGMENT

The authors would like to thank GlobalFoundries for chip fabrication and research support. This work is supported by Ecsel JU project "BEYOND5" (grant agreement No 876124) via EU H2020 and Innoviris (Brussels/Belgium) funding.

#### REFERENCES

- [1] Y. Xing and T. S. Rappaport, "Propagation Measurement System and Approach at 140 GHz-Moving to 6G and Above 100 GHz," *2018 IEEE GLOBECOM*, Abu Dhabi, United Arab Emirates, 2018, pp. 1-6.
- [2] Z. Zhao and S. Lehmann, "22FDSOI device towards RF and mmWave applications," in *2021 IEEE BiCMOS and Comp. Semicond. Integr. Circ. and Technol. Symposium (BCICTS)*, 2021, pp. 1-6.
- [3] S. Ong, S. Lehmann, W. Chow et al., "A 22nm FDSOI Technology Optimized for RF/mmWave Applications," in *2018 IEEE Radio Freq. Integrated Circuits Symposium (RFIC)*, 2018, pp. 72-75.
- [4] Q. H. Le et al., "22-nm FDSOI CMOS Noise Modeling and Analysis in mm-Wave Frequency Range," *2023 IEEE 23rd Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)*, Las Vegas, NV, USA, 2023.
- [5] D. Parveg, M. Varonen, D. Karaca, A. Vahdati, M. Kantanen and K. A. I. Halonen, "Design of a D-Band CMOS Amplifier Utilizing Coupled Slow-Wave Coplanar Waveguides," in *IEEE Transact. on Microw. Theory and Techn.*, vol. 66, no. 3, pp. 1359-1373, March 2018.
- [6] S. Li and G. M. Rebeiz, "A 134-149 GHz IF Beamforming Phased-Array Receiver Channel with 6.4-7.5 dB NF Using CMOS 45nm RFSOI," *2020 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, Los Angeles, CA, USA, 2020, pp. 103-106.
- [7] X. Tang et al., "A 140 GHz T/R Front-End Module in 22 nm FD-SOI CMOS," *2021 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, Atlanta, GA, USA, 2021, pp. 35-38.
- [8] P. Hetterle et al., "Design of a Low Voltage D-band LNA in 22 nm FDSOI," *2022 17th European Microwave Integrated Circuits Conference (EuMIC)*, Milan, Italy, 2022, pp. 252-255.
- [9] I. Kim, W. Kim and S. Hong, "A D-band Variable-Gain LNA with Triple-inductive Coupling Gm-boosting," *IEEE Internat. Sympos. on Radio-Freq. Integr. Techn. (RFIT)*, Busan, Korea, 2022, pp. 194-196.
- [10] P. J. Artz et al., "A Fully-Differential 146.6-157.4 GHz LNA Utilizing Back Gate Control to Adjust Gain in 22 nm FDSOI," *2022 IEEE/MTT-S Internat. Microw. Symp.*, Denver, CO, USA, 2022, pp. 611-614.