



UNIVERSITÉ CATHOLIQUE DE LOUVAIN
LABORATOIRE D'HYPERFRÉQUENCES
Louvain-la-Neuve

Characterization and Modeling of SOI RF integrated components

Jury

Morin Dehan

Prof. J-D. Legat (Président)
Prof. D. Vanhoenacker-Janvier (pro-
moteur)
Prof. J-P. Raskin
Prof. D. Flandre
Prof. G. Dambrine
Prof. J-L. Gautier

*Thèse présentée en vue de
l'obtention du grade de
docteur en Sciences Appliquées*

NOVEMBER 2003

Remerciements

Je voudrais tout d'abord remercier mon promoteur, D.Vanhoenacker-Janvier pour m'avoir permis d'effectuer cette thèse de doctorat, ainsi que les membres du jury, D.Flandre, J-P. Raskin, G.Dambrine, J-L Gautier et son président J-D Legat qui ont pris la peine de lire ce travail avec attention. Leurs critiques m'ont permis d'en améliorer le contenu.

Je tiens aussi à remercier l'ensemble du personnel technique du laboratoire d'hyperfréquences sans qui la partie expérimentale de cette thèse ne se serait probablement pas aussi bien déroulée.

Mes remerciements vont aussi à l'ensemble de mes collègues qui ont partagé avec moi, en partie ou en totalité, les années durant lesquelles j'ai évolué au sein du laboratoire d'hyperfréquences.

Je tiens aussi à remercier tous ceux qui par leurs conseils, et leurs corrections linguistiques m'ont permis de rédiger cette thèse. Je pense principalement à Danielle Vanhoenacker-Janvier, Jean-Pierre Raskin, Isabelle Huynen, Pierre Delatte, Davy Paindaveine et Guido Torrese.

Enfin, je tiens à remercier ma famille, Maude, Laurent, Benoit pour le soutien sans faille qu'ils m'ont apporté durant ces quelques années.

TABLE OF CONTENTS

Scientific publications	vi
Introduction	x
1 SOI technologies for analog applications	1
1.1 Introduction	1
1.2 Comparison of SOI and bulk MOSFET	2
1.3 The SOI materials	4
1.3.1 Structure and properties of the various SOI MOSFET tran- sistors, the influence of the silicon film	5
1.3.1.1 Comparison between the structures of long chan- nel FD and PD transistors	5
1.3.1.2 Properties of FD and PD devices	5
1.3.1.3 Threshold voltage	9
1.3.2 The position of industry	10
1.4 Insulators and substrates used	12
1.4.1 Classical SOI substrate	12
1.4.2 High Resistivity SOI substrate	14
1.4.3 Silicon-on-Membrane	15
1.4.4 Silicon-on-Anything	15
1.4.5 Silicon-on-Sapphire	16
1.5 Size Does Matter: Evolution of the Microelectronic	17
1.6 Conclusion	19
2 On-wafer microwave measurement methods	25
2.1 Introduction	25
2.2 Waves and scattering parameters	25
2.2.1 Introduction	25
2.2.2 Power waves	26
2.2.3 Pseudo waves	28
2.2.4 Scattering Matrices	29

2.2.4.1	The transmission line	31
2.2.4.2	The thru line	32
2.2.5	Transfer Matrix	33
2.2.6	Immittance Matrices	34
2.2.7	Change of reference impedance	37
2.2.7.1	Scattering Matrix	37
2.2.7.2	Pseudo scattering matrix	38
2.2.8	Conclusion	39
2.3	The Vector Network Analyzer	39
2.3.1	Introduction	39
2.3.2	Calibration	40
2.3.2.1	The transfer function formalism	41
2.3.2.2	General TAN self calibration procedure	43
2.3.2.3	Practical applications	47
2.4	On-wafer measurement	48
2.4.1	Introduction	48
2.4.2	Measurement of silicon CMOS devices	50
2.4.2.1	Limitations due to CMOS technology	50
2.4.2.2	Two steps calibration	50
2.4.2.3	Alternative to the two step calibration	59
2.4.2.4	Discussion	59
2.4.3	Optimization of the measurement procedure	60
2.4.3.1	Introduction	60
2.4.3.2	TRM Calibration	61
2.4.3.3	On-wafer TRL Calibration	63
2.4.3.4	Influence of the power	65
2.4.3.5	Control of the quality of the calibration	65
2.5	Conclusion	66
3	RF modeling and characterization of sub-micron MOSFET	69
3.1	Introduction	69
3.2	Small signal model of integrated SOI MOSFET	70

3.2.1	Useful effect	70
3.2.2	Quasi-static model	71
3.2.3	Non-quasi-static model	73
3.2.4	Extrinsic model and access elements	74
3.2.4.1	Extrinsic capacitances	74
3.2.4.2	Extrinsic resistances and inductances	75
3.2.4.3	Extrinsic-Extrinsic capacitances	77
3.2.4.4	Access parameters	79
3.3	Extraction procedure of the small signal model	81
3.3.1	Parasitic access elements	81
3.3.2	Extrinsic-extrinsic capacitances	85
3.3.3	Extrinsic resistances and inductances	88
3.3.4	Extrinsic capacitances	95
3.3.5	Intrinsic elements	95
3.3.6	Comparison between FD, PD, and Bulk MOSFET	98
3.4	Conclusion	99
4	Performances of alternative MOSFETs in SOI technologies	103
4.1	Introduction	103
4.2	Relevant figures of merit for RF applications	103
4.2.1	Figures of Merit of integrated transistors	104
4.2.2	Cut-off frequencies	106
4.3	The Dynamic Threshold MOSFET	108
4.3.1	Introduction	108
4.3.2	Device fabrication	108
4.3.3	DC characteristics	109
4.3.4	Frequency behavior	113
4.3.4.1	Medium frequency	114
4.3.4.2	High frequency	120
4.3.5	Summary	122
4.4	The Graded Channel MOSFET	123
4.4.1	Introduction	123

4.4.2	Device fabrication	124
4.4.3	DC characteristics	125
4.4.3.1	Introduction	125
4.4.3.2	Simulation Results	126
4.4.3.3	Modeling	132
4.4.4	RF properties	135
4.4.5	Summary	138
4.5	Conclusion	139
5	Passive elements on SOI technologies	143
5.1	Introduction	143
5.2	Properties of transmission lines	143
5.2.1	Introduction	143
5.2.2	Coplanar waveguide (CPW)	144
5.2.3	Thin film microstrip line (TFMS)	145
5.2.4	Strip line	146
5.2.5	Discussion	147
5.3	Modeling of integrated inductors	150
5.3.1	Topology under scope	150
5.3.2	Definitions	152
5.3.2.1	Equivalent circuit	152
5.3.2.2	Quality factor	153
5.3.3	Modeling of square spiral inductors	160
5.3.3.1	Introduction	160
5.3.3.2	Modeling 3-coupled lines on multilayered sili- con substrate	165
5.3.3.3	Modeling of the admittance matrix of n -coupled lines	169
5.3.3.4	Modeling of the inductor	171
5.3.3.5	Validation	175
5.3.3.6	Discussion	177
5.3.4	Prospective design of square spiral inductor.	181

5.3.4.1	Introduction	181
5.3.4.2	Design rules	181
5.3.4.3	Prospecting new technologies	186
5.4	Conclusion	187
6	Conclusion	195
A	Relations between scattering and immittance parameters	I
B	Determination of extrinsic-extrinsic capacitances	III
C	Alternative uses of the body contacted MOSFET	VII
D	Modeling of microstrip lines by using variational principle	XI
D.1	Introduction	XI
D.2	Using a variational principle	XI
D.3	Propagation modes determination of 3-coupled microstrip lines . .	XIII

Scientific Publications

Conference Proceedings

- [1] Dehan M., “Nouveaux dispositifs SOI pour applications micro-ondes,” in *Proc. Colloque Cermin*, 2000.
- [2] Raskni J-P., Vanhoenacker D., Dehan M., Goffioul M., Simon P., Iniguez B., Renaux C., and Flandre D., “SOI cmos for low-voltage, low-power microwave applications,” in *Proc. of Eurosoi*, Oct. 2000.
- [3] Dehan M., “Passive and active devices for microwave applications in SOI cmos technology,” in *Proc of Union Radio-Scientifique Internationale (U.R.S.I.)*, Belgium, 2000, p. 24.
- [4] Dehan M., Vanhoenacker D., and Raskin J-P., “An asymmetric channel SOI n Mosfet for improving DC and microwave characteristics,” in *Proc. of Ulys*, Jan. 2001, pp. 57-60.
- [5] Dehan M., Parvais B., Dambrine G., and Raskin J-P., “Intérêts de la technologie cmos SOI pour les applications micro-ondes faible tension faible consommation,” in *3ème Journées Francophones d’Etudes Faible Tension Faible Consommation FTFC’2001*, June 2001, pp. 63-72.
- [6] Dehan M., Vanhoenacker D., and Raskin J-P., “Alternative architectures of SOI Mosfet for improving DC and microwave characteristics,” in *Proc. of the EuMC*, Sept.t. 2001, pp. 21-24.
- [7] Dehan M., “SOI Mosfet architecture for improving DC and microwave characteristics,” in *Proc. of Union Radio-Scientifique Internationale (U.R.S.I.)*, Belgium, Dec. 2001, pp. 21-22.
- [8] Dehan M., “Nouveaux composants SOI pour applications micro-ondes,” in *Proc. of Feynman Workshop*, Belgium, 2001.

- [9] Dehan M. Raskin J-P. Vanhoenacker-Janvier D., "Comparison of different extraction methods of small-signal parameters for SOI Mosfets," in *Proc. of the EuMC*, 2002.
- [10] Dehan M., Raskin J-P., and Vanhoenacker D., "Characterization and modeling of integrated inductors and alternative Mosfets in SOI technology," in *Proc. of Union Radio-Scientifique Internationale (U.R.S.I.)*, Belgium, 2002.
- [11] Dehan M., Raskin J-P., and Vanhoenacker D., "Comparison of different extraxtion methods of small-signal parameters for SOI Mosfets," in *Proc. Feynnman Workshop*, May 2002.
- [12] Dehan M., Vanhoenacker D., and Raskin J-P., "Partially depleted SOI dynamic threshold Mosfet for low-voltage and microwave applications," in *Proceedings of Electrochemical Society Meeting 2003*, April 2003, pp. 289-294.
- [13] Levacq D., Dehan M., Flandre D., and Raskin J-P., "Figures-of-merit of intrinsic, standard-doped and graded-channel SOI and sos Mosfets for analog baseband and RF applications," in *Proceedings of Electrochemical Society Meeting 2003*. ElectroChemical society, April 2003, pp. 295-300.
- [14] Dehan M., Raskin J-P., and Vanhoenacker D., "Nouvelle procédure d'extraction des éléments du circuit équivalent des transistors mos SOI submicroniques," in *Actes des 13èmes Journées Nationales Microondes*, May 2003, pp. 1D1.1-4.
- [15] Vanmackelberg M., Lepillet S., Raynaud C., Dehan M., and Dambrinne G., "Détermination des paramètres limitant la montée en fréquence des Mosfets sub-100nm," in *Actes des 13èmes Journées Nationales Microondes*, 2003, pp. 1D1.5-8.
- [16] Lederer D., Dehan M., Vanhoenacker D., Flandre D., and Raskin J-P., "Frequency degradation of SOI mos device output conductance," in *Proc. of the SOI conference*, Sept. 2003.

Articles in Periodicals

- [1] Raskin J-P., Laconte J., Akheyar A., Dupont C., Adriensen S. Neve A., Dehan M., Parvais B., Vanhoenacker D., Demeus L., Delatte P., Dessard V., and Flandre D., "Fully-depleted SOI cmos technology for heterogeneous micropower, high-temperature or RF microsystems," *Belgian Journal of Electronics & Communications HF*, no. 2, pp. 53-68, 2001.
- [2] Flandre D., Adriensen S., Akheyar A., Crahay A., Demeus L., Delatte P., Iniguez B., Neve A., Katschmarskyj, Loumaye P., Laconte J., Martinez I., Picun G., Rauly E., Renaux C., Spote D., Zitout M., Dehan M., Parais B., Simon P., Vanhoenacker D., and Raskin J-P., "Fully-depleted SOI cmos technology for heterogeneous micropower, high-temperature or RF microsystems," *Journal of Solid state electronics*, vol. 41, pp. 541-549, 2001.
- [3] Dehan M., Raskin J-P., Huynen I., and Vanhoenacker D., "An improved multiline analysis for monolithic inductors," *Transaction on microwave theory and technique*, vol. 51, no. 1, pp. 100-108, Jan. 2002.
- [4] Dehan M. and Raskin J-P., "An asymmetric channel SOI n Mosfet for improving DC and microwave characteristics," *Journal of Solid State Electronics*, vol. 46, pp. 1005-1011, July 2002.
- [5] Dehan M., Raskin J-P., and Vanhoenacker D., "Characterization and modeling of integrated inductors and alternative Mosfets in SOI technology," *Belgian Journal of Electronics & Communications HF*, no. 2, pp. 38-40, 2003.
- [6] Kilchytska V., Neve A., Vancaillie L., Levacq D., Ariensen S., van Meer H., De Meyer K., Raynaud C., Dehan M., Raskin J-P., and Flandre D., "Influence of device engineering on the analog and RF performances of SOI Mosfets," *IEEE transactions on electron devices*, vol. 50, no. 3, Mar. 2003.
- [7] Dambrine G., Raynaud C., Lederer D., Dehan M., Rozeau O., Vanmackelberg M., Danneville F., Lepillet S., and Raskin J-P., "What are the limiting parameters of deep-submicron Mosfet for high frequency applications?," *Electron device letters*, vol. 24, no. 3, pp. 189-191, Mar. 2003.

Submitted

- [1] Dehan M. and Raskin J-P., and Vanhoenacker D. “Dynamic Threshold MOS in PD SOI technology: a wide band AC analysis” *IEEE electron device letters*, submitted

Introduction

The boom of mobile communications leads to an increasing request of low cost and low power mixed mode integrated circuits. A very high degree of integration, a lower power consumption and the use of a lower supply voltage are the goals set for new developments in wireless transceiver design. Present-day transceivers often consist of a three or four chip-set solution combined with several external components. The required number of external components is linked to the physical limitations of the analog front-end topology. A further reduction of the number of external components is essential to obtain lower cost, power consumption and weight. The evolution of wireless transceiver design will be the realization of the complete transceiver (analog and digital processing) on one chip. Submicron CMOS technology appears to be a feasible and cost-effective integration solution for mobile communication systems. Effectively, the maturity of silicon-based CMOS technology for small device feature size and low voltage digital circuits and also the recent progresses of MOSFETs microwave performances explain the silicon success compared to III-V technologies.

Since the gate length of MOSFETs transistor has become in the sub-micron range, cut-off frequencies above tens of GHz are observed for sub-micron MOSFETs. As they exhibit gain up to several GHz, circuits operating at microwave frequencies, such as low noise amplifiers (LNA) or oscillators can be realized. But high quality passive elements, such as inductors, capacitors or transmission lines are needed to obtain high performances circuits.

Unfortunately, the fabrication of high quality passive elements is quite difficult due to two major limitations of silicon-based technologies which are the relatively high losses linked to the silicon substrate itself and the relatively thin metal layers used for interconnections. The main proposed solutions to overcome the parasitic substrate effects are the use of high resistivity silicon substrates, a very thick isolating oxide layer between passive components and the substrate, the silicon substrate removal below the passive components by micromachining techniques and the use of a patterned ground shield that avoid the electric fields to penetrate into the substrate. Thicker metallization and

stacking of multiple metal layers are used to reduce the conductor dissipation.

In order to develop low power, high performance circuits, a good characterization and modeling of all passive and active components are required over the whole frequency band.

The present work concentrates on the study of integrated components that are fundamental in the design of microwave circuits. Along the different chapters, various topics covering the measurement, the characterization and the modeling of integrated MOSFETs, inductors and transmission lines are presented. The content of each chapter is briefly described hereafter:

In order to model and characterize accurately various electronic components, a good understanding of the substrate used is required; this is the goal of the first chapter. The technological aspects of the various SOI materials that have been used in this work are presented. The influence of the thickness of the active silicon film on the electrical properties of MOSFETs is given allowing the definition of the Partially and Fully depleted SOI MOSFETs. The influence of various mechanical substrates on the RF performances of integrated components is discussed. Their advantages and drawbacks for RF analog applications are presented.

The concepts that are involved in the RF measurement methods are presented in the second chapter. Based on the power- and pseudo-waves definition, the scattering parameters are defined. They are measured using a Vector Network Analyzer (VNA). This equipment allows us to determine both the amplitude and the phase of the measured parameters. In order to make accurate measurement, the VNA must be calibrated. The general Thru-Attenuation-Network (TAN) calibration algorithms are detailed.

Usually, the measurement of integrated components directly on the silicon wafer, or on-wafer measurement, is performed in two steps. First a rigorous calibration using commercial and certified standards is performed, then a second one, using standards fabricated on the wafer. This second calibration is usually the Thru-reflect-Line algorithm, which suffers from few limitations. To reduce one of them, the determination of the characteristic impedance of the line standard, a new method has been developed.

The MOSFET transistors are the active devices used by the engineers to design SOI circuits operating at microwave frequencies. MOSFETs must then be accurately characterized to design efficient circuits. In the third chapter, answers are given to the following questions:

“What is equivalent circuit of a MOSFET transistor?”

“How to determine the equivalent circuit of a MOSFET?”

Starting from the physical properties of the field effect transistors, the equivalent circuit of the SOI MOSFET is built. All parasitic effects, which influence the RF behavior of the transistors, are modeled using discrete electrical elements, like resistances, inductances and capacitances. The equivalent circuit is defined to correspond to the RF properties of the integrated device. An extraction procedure of the equivalent circuit is proposed, including an original method to determine parasitic capacitances. Deep-submicron Partially, Fully Depleted SOI MOSFETs are used to illustrate the proposed procedure.

The aim of the fourth chapter is to study alternative structures of transistors, which can exhibit better performances than MOSFET in the field of low power, low voltage RF applications. Two alternative structures are studied, the Dynamic Threshold MOSFET (DTMOS) and the Graded Channel MOSFET (GCMOS).

The DTMOS is a MOSFET transistor having its body connected to the gate. It is fabricated in Partially Depleted technology. The body contact brings numerous advantages in DC operations compared to classical MOSFETs, like a reduction of the threshold voltage and a higher current drive capability. The AC behavior of this transistor is studied into details, covering low and high frequency operation.

The GCMOS is an asymmetric doped channel MOSFETs, which exhibits several benefits compared to a classical, uniformly doped, MOSFET. Higher current drive, transconductance and lower output conductance are some of its properties that can be deduced from DC analysis. The properties of GCMOS structure are investigated in order to determine its limits, for both low and high frequency applications.

Passive elements are one of the major limiting factors to realize high performances and low power system-on-chip microwave circuits. It is then necessary

to understand the mechanism affecting the performances of passive elements, and to optimize their structure in order to increase the circuit performances.

In the fifth chapter, a brief analysis of transmission line topology is presented. Then, we show a complete analysis of square spiral inductors made on SOI technology. An original model of integrated inductor is given. By using a coupled lines approach, the model developed allows us to study the influence of the topology of inductors, and also the influence of the underlying substrate on the properties of the inductor. Furthermore, some design rules of integrated inductors are provided.

Acknowledgement This work has been partially funded by the “Communauté Française de Belgique” through the program “Actions de Recherche Concertées”, and by the Walloon Region Project 4G-Radio (RW n 114751).