

Advanced MOSFETs Electrical Characterization for Further Analog and RF applications

**Valeriya Kilchytska, Sergej Makovejev,
Babak Kazemi Esfeh, Lucas Nyssens, Arka Halder,
Jean-Pierre Raskin and Denis Flandre**

*ICTEAM Institute, Université catholique de Louvain
Louvain-la-Neuve, Belgium*


Outline

- ✓ **Introduction**
- ✓ **Analog/RF Figures of Merit**
- ✓ **Methodology used for device assessment**
 - ⇒ DC-based Techniques
 - ⇒ Wide frequency range measurements
 - ⇒ RF characterization methodology
- ✓ **Conclusions**

Introduction

- ❑ Device **downscaling** is accompanied by introduction of **new materials** and **new architectures**, affecting Analog/RF FoM
- ❑ Main contenders: **UTBB FDSOI** MOSFETs and **MuGFET** (*FinFETs*, *NWs*,...)
- ❑ We **do not target** to answer “Which technology is better for Analog/RF?”
- ❑ But **review methodological approaches** enabling a fair assessment

Source:
2011 ITRS
Executive Summary
Fig 5



Outline

- ✓ **Introduction**

- ✓ **Analog/RF Figures of Merit**

- ✓ **Methodology used for device assessment**

 - ⇒ DC-based Techniques

 - ⇒ Wide frequency range measurements

 - ⇒ RF characterization methodology

- ✓ **Conclusions**

Analog / RF Figures of Merit

Key-factors:

MOSFET-level


➤ $f_T = g_m / (2 \cdot \pi \cdot C_{gg})$

➤ f_{max}


➤ $A_{v0} = g_m / g_d =$
 $(g_m / I_d) \cdot V_{EA}$
 $\neq \text{const} (f)$

IC (amplifier)-level

➤ $GBW = g_m / (2 \cdot \pi \cdot C_L) =$
 $= (g_m / I_d) \cdot (I_d / (2 \cdot \pi \cdot C_L))$



We link FoM with device physics



$$f_T \approx \frac{g_m}{2 \cdot \pi \cdot C_{gs}} \cdot \frac{1}{\left(1 + \frac{C_{gd}}{C_{gs}}\right) + (R_s + R_d) \cdot \left(\frac{C_{gd}}{C_{gs}} \cdot (g_m + g_d) + g_d\right)}$$

$$f_{max} \approx \frac{g_m}{4 \cdot \pi \cdot C_{gs}} \cdot \frac{1}{\left(1 + \frac{C_{gd}}{C_{gs}}\right) \sqrt{g_d \cdot (R_g + R_s)} + \frac{1}{2} \cdot \frac{C_{gd}}{C_{gs}} \cdot \left(R_s \cdot g_m + \frac{C_{gd}}{C_{gs}}\right)}$$

Outline


- ✓ **Introduction**
- ✓ **Analog/RF Figures of Merit**
- ✓ **Methodology used for device assessment**

⇒ DC-based Techniques

⇒ Wide frequency range measurements

⇒ RF characterization methodology

- ✓ **Conclusions**



$$g_m/I_d \sim \begin{cases} W/L & \rightarrow 1/S \\ S/I & \rightarrow \sqrt{(2\mu C_{ox}/nI_{dnorm})} \end{cases}$$

- ☐ independent on V_T
- ☐ independent on L (except SCE)
- ☐ ease comparison vs V_{sub} and vs T (in terms of purely physical parameters)




Allows fair comparison of different devices & at different conditions & T

g_m/I_d Technique

Examples


1) Effect of high-T



□ limited $I_{d \text{ norm}}$ reduction, 20-30% over 200°C

□ related to μ and R_{sd} degradations

2) Effect of V_{SUB}




□ $V_{sub} \rightarrow$ positive

$\Rightarrow I_{d \text{ norm}} \uparrow$ of 5-10%

□ Sign of beneficial effect of $\mu \uparrow$

3) Effect of W_{NW}




□ long-L: $I_d/(W/L)$ is almost const


□ short-L: $I_d/(W/L)$ is improved by W_{NW} scaling

□ due to improved SCE control in narrow devices

4) strain introduction



5) Cryogenic temperatures





- ☐ μ booster $\Rightarrow G_m \uparrow, I_d \uparrow$
- ☐ SCE control $\downarrow \Rightarrow S \uparrow$ and DIBL $\uparrow \Rightarrow V_{EA} \downarrow$
- ☐ Tradeoff for Analog ???
- ☐ Depends on application / bias point of interest

- ☐ $S \downarrow$ with $T \downarrow$ ($\sim kT/q$)
- ☐ $I_{d_norm} \uparrow$ with $T \downarrow$ due to $\mu \uparrow$

V_{Th} extraction

$$d(g_m/I_d)/dV_g$$




$$\frac{d}{dV_g}\left(\frac{g_m}{I_d}\right) = \frac{d^2(\ln I_D)}{dV_g^2} = \frac{q}{kT} \frac{d^2\phi_s}{dV_g^2}$$

Position of $d(g_m/I_D)/dV_g|_{\min}$ coincides with that of $d^2Q_{inv}/dV_g^2|_{\max}$

Three methods allow assessing of $d^2Q_{inv}/dV_g^2|_{\max}$ ($d^2\phi_s/dV_g^2|_{\min}$) criterion, namely dC_{gc}/dV_g , d^2I_d/dV_g^2 , $d(g_m/I_d)/dV_g$

dC_{gc}/dV_g is tricky for small-area

$d(g_m/I_d)/dV_g$ is much less sensitive to the $\mu(V_g)$ and V_d than d^2I_d/dV_g^2




- ☐ analogue of $I_{on} - I_{off}$ digital metric
- ☐ very visual
- ☐ for analog: both g_m and A_v are wanted to be high
- ☐ independent on V_T

Fair benchmarking of different fabrication processes, bias conditions, T


g_m - A_v Analog Metric

Examples

1) Effect of W_{NW}



2) Effect of T



□ quasi volume inversion operation conditions + improved SCE control

⇒ I_d and g_m are improved

⇒ $V_{EA} \uparrow$ & $A_v \uparrow$

⇒ on the condition that R_{sd} , interfaces, $\mu \downarrow$, etc. are well tolerated

□ T reduction is beneficial for analog application as :


□ Gain $\uparrow$

□ g_m $\uparrow$

g_m - A_v Analog Metric

Examples

3) Effect of V_{bg} in UTBB FDSOI




□ $V_{sub} \rightarrow "+" \Rightarrow g_m$ & $I_{d\text{ norm}} \uparrow$ of 5-10% ($\mu \uparrow$)

□ $V_{sub} \rightarrow "-" \Rightarrow V_{EA} \uparrow$ (DIBL $\downarrow$) & $G_m/I_d \uparrow \uparrow$ (V_T shift) $\Rightarrow$ one can win ~ 5 dB in A_v max

$\Rightarrow$ Choice of V_{sub} "+" or "-" depends on targeted applications (either $I_d \uparrow$ or $A_v \uparrow$)


4) ADG or QDG regimes



□ V_{Th} modulation in ADG & QDG mode is accompanied by $S \downarrow$, DIBL $\downarrow$ and $I_{off} = \text{const}$ (Contrarily to the V_{sub} bias in SG mode)

□ I_d and $G_m \uparrow \uparrow$ + DIBL $\downarrow$ + $A_v \uparrow \uparrow$ can actually be exploited for analog applications

□ impact of parasitics??? dynamic performance reduction ???



$g_m - A_v$ analogue metric is strongly f-dependent

$\Rightarrow$ Performance prediction from DC data is insufficient

$\Rightarrow$ Frequency-dependent effects: floating body, self-heating, substrate coupling, ...

$$g_d(f) \ \& \ g_m(f) \Rightarrow \text{Gain}(f)$$

$\Rightarrow$ Quest for wide- f characterization



$g_m \uparrow$, $g_d \uparrow \uparrow$, $A_v \downarrow$ with $f \uparrow$

$$g_d(f) = g_{intr} + \Delta g_{d_FB}(f) + \Delta g_{d_SH}(f) + \Delta g_{d_SUB}(f)$$

Outline

- ✓ **Introduction**
- ✓ **Analog/RF Figures of Merit**
- ✓ **Methodology used for device assessment**
 - ⇒ DC-based Techniques
 - ⇒ Wide frequency range measurements
 - ⇒ RF characterization methodology
- ✓ **Conclusions**

⇒ Allows for distinguishing of different non-stationary effects



$$\Delta g_{d_SUB} = (n-1) \cdot g_m \cdot \frac{v_{BGS}}{C_{BGD}} \cdot \frac{v_{DS}}{v_{DS}}$$

$$v_{BGS} \cong \frac{v_{DS}}{C_{BGD} + C_{SBG} + C_{GBG} + C_{sub}}$$

V. Kilchytska et al. IEEE EDL 2003

⇒ Two main reasons of $g_d(f)$ variation are: SH and SUB-related effects

$$g_d(f) = g_{intr} + \cancel{\Delta g_{d_FB}(f)} + \Delta g_{d_SH}(f) + \Delta g_{d_SUB}(f)$$

Effect of technology downscaling on $g_d(f)$

- phonon boundary scattering $\uparrow$ (when smaller than phonon mean free path 100-300 nm)
- thermal capacitance C_{th} $\downarrow$
- use SOI-like architectures
- high J_{ds}

- S-to-D proximity
- Inversion in the substrate (by V_d) over the whole S-to-D distance


	SH	SUB
L $\downarrow$	$\uparrow$	$\uparrow$
T_{Si} $\downarrow$	$\uparrow$	$\pm$
W_{fin} $\downarrow$	$\uparrow$	$\downarrow$
BOX $\downarrow$	$\downarrow$	$\uparrow$

- high J_{ds}
- interface proximities $\Rightarrow$ interface effects $\uparrow$
- thermal conductivity $\downarrow \Rightarrow R_{th} \uparrow$

- coupling through the substrate reduces

- thinner thermal barrier

- stronger coupling through the substrate





⇒ g_d degradation in f-range can be very strong (2-5 x of its DC value)

⇒ Two main reasons of $g_d(f)$ variation are: SH and SUB-related effects

⇒ SUB-related degradation can be even stronger than SH-related one in UTBB devices without GP

GP introduction



⇒ GP allows to suppress SUB-related $g_d(f)$ variation



⇒ SH is the main reason of $g_d(f)$ variation

$$g_d(f) = g_{intr} + \cancel{\Delta g_{d_FB}(f)} + \Delta g_{d_SH}(f) + \cancel{\Delta g_{d_SUB}(f)}$$

UTBB

versus


FinFET




SH is the main reason of $g_d(f)$ variation
both in UTBB FDSOI and SOI-based FinFETs

Different ways for SH reduction

- ⇒ Geometry optimization
- ⇒ Lower bias
- ⇒ BOX thinning
- ⇒ Use of high thermal conductivity materials
- ⇒ Heat sink implementation in the BEOL
- ⇒ ~20-30% of R_{th} reduction





R_{th} reduction, %



A. Halder et al, SSE 2021

SH features extraction using RF (*S-param*) method



$$R_{th} = \frac{\Delta g_{d_SH}}{(I_d + g_{d_LF} V_d) dI_d / dT_a} \Rightarrow \Delta T = R_{th} I_d V_d$$



- Volume / surface is drastically decreasing
- $R_{th} \sim 1/\text{surface}$, $C_{th} \sim \text{volume}$
- $\tau_{th} = R_{th} \cdot C_{th}$ (nanoseconds $\rightarrow$ RF is needed)

- R_{th} in bulk is lower than in any of benchmarked FDSOI
- C_{th} is higher in bulk than in FDSOI due to larger Si volume available for generated heat
- Temperature rise due to self-heating
 - ~ 32 K in bulk and ~ 87 K in FDSOI


FDSOI versus Bulk




□ In spite of stronger SH effect (Temperature rise due to SH is ~ 32 K in bulk and ~ 87 K in FDSOI), FDSOI outperform bulk in terms of Analog FoM in entire frequency range

□ While thermal effects are stronger in FDSOI, their influence on device parameters is limited

SH in cryogenic



L. Nyssens et al. ESSDERC 2019





- ❑ SH-related degradation of Analog FoM is slightly reduced at cryogenic temperatures
- ❑ Thermal time constant is further reduced at cryo $\Rightarrow$ RF technique is even more relevant
- ❑ Device temperature is particularly different from ambient at cryo $\Rightarrow$ crucial for modelling

Variability

UTBB


versus

FinFET



- Behavior in term of die-to-die variation is very different
 - FDSOI: small and almost f-independent
 - FinFETs: strong low-f inter-die variability and f-dependent (suggested SH)
- SH depends on device dimensions (T_{Si} , T_{BOX} , etc.) $\Rightarrow$ subject to variability
- 3D architecture $\Rightarrow$ control over the fin geometry is more challenging $\Rightarrow$ SH-related variability is stronger (dominates?) in FinFETs

Extraction at ZTC point allows for separate SHE and SE analysis



L. Nyssens et al. IEEE EDL 2021, VLSI 2021

⇒ misestimation is ~5%, for large I_d



⇒ can reach ~50% for lower I_d in M.I.

⇒ At ZTC point $g_d(f)$ variation is SHE free

⇒ Allows for “clean” (SHE-free) extraction of Substrate/Back gate network

⇒ Substrate Effect-free extraction of SHE parameters

Mobility extraction using split C-V



V. Kilchytska et al. EDL 2005

Standard split C-V

$$\mu_{\text{eff}} = \frac{L^2 \cdot I_D}{V_D \cdot \int_{V_0}^{V_G} C_{GC}(V_G) dV_G}$$

Revised split C-V


$$\mu_{\text{eff}} = \frac{L^2}{V_D} \cdot \frac{\int_{V_0}^{V_G} G_m(V_G) dV_G + I_{D_0}}{\int_{V_0}^{V_G} C_{GC}(V_G) dV_G}$$

□ an integral of high-frequency transconductance instead of the DC drain current to suppress influence of GIFBE on extracted μ_{eff}



□ allows for extraction of non-stationary effects-free mobility

Outline

- ✓ **Introduction**
- ✓ **Analog/RF Figures of Merit**
- ✓ **Methodology used for device assessment**
 - ⇒ DC-based Techniques
 - ⇒ Wide frequency range measurements
 - ⇒ RF characterization methodology
- ✓ **Conclusions**



- With devices downscaling importance of extrinsic device parasitics enormously increases. They can even dominate.
- Particularly important for advanced architectures
- It is important to separate “intrinsic” and “extrinsic” elements





$$f_T \approx \frac{g_m}{2 \cdot \pi \cdot C_{gs}} \frac{1}{\left(1 + \frac{C_{gd}}{C_{gs}}\right) + (R_s + R_d) \cdot \left(\frac{C_{gd}}{C_{gs}} \cdot (g_m + g_d) + g_d\right)}$$

$$f_{max} \approx \frac{g_m}{4 \cdot \pi \cdot C_{gs}} \frac{1}{\left(1 + \frac{C_{gd}}{C_{gs}}\right) \sqrt{g_d \cdot (R_g + R_s) + \frac{1}{2} \cdot \frac{C_{gd}}{C_{gs}} \cdot \left(R_s \cdot g_m + \frac{C_{gd}}{C_{gs}}\right)}}$$

RF Methodology


Examples

FinFETs




J.-P. Raskin J. of Telecom. and Information Technology 2009

Wu and Chan (IEEE TED 2007)




- 60% of $f_T \downarrow$ is due to C_{inner}
- 15% due to $C_{outer} + R_{S,D}$
- 40% of $f_{max} \downarrow$ is due to R_g
- 30% due to C_{inner}
- ⇒ C_{inner} is a big bottleneck for FinFET's RF performance
- ⇒ Specific for 3D
- ⇒ Largest effect is due to coupling between S/D side walls and G wrapping between the fins
- ⇒ C_{inner} is predicted to be re-duced by $S_{fin} \downarrow$ or by $H_{fin}/W_{fin} \uparrow$




UTBB - Leti


Parasitic R_{sd}



Parasitic C_{gge}



M.K.Arshad et al, SSE 2014




- Increased impact of R_{sd} and C_{gge} as $L \downarrow$
- particularly C_{gge} : $C_{ggi} > C_{gge}$ in 100 nm-long devices, but $C_{gge} > C_{ggi}$ in 30 nm-long ones
- Process was not optimized for RF
- f_T as high as requested by ITRS for LP applications is achievable if ITRS requirements for R_{sd} and C_{gg} are respected



28FDSOI vs UTBB - Leti

f_T

Parasitic R_{sd}




Parasitic C_{gge}



B.K.Esfeh et al, S3S 2014



28FDSOI to UTBB (Leti) improvement of parasitics
 $(R_{sd}, R_g, C_{gg_ext}) \Rightarrow f_T \sim 280\text{GHz}$ and $f_{MAX} \sim 250\text{ GHz}$
 slightly lower than requested by ITRS ($f_T=322\text{ GHz}$,
 $f_{max} = 284\text{ GHz}$ for $L_g=24\text{ nm}$) $\Rightarrow$ **further improvements?**

Newest 28FDSOI



- g_m : about 10% increased
- C_{gg} : ~20% reduced
- $f_T \sim 360\text{GHz}$ fits ITRS requirements

28FDSOI at cryo




B. Kazemi Esfeh, IEEE JEDS 2019

L. Nyssens et al, IEEE JEDS 2020


- 130 GHz increase of f_T and 75 GHz of f_{max} for the shortest device (**30% increase**)
- Due to g_m increase ($\sim 40\%$) (related to μ) and R_g reduction (for f_{max})
- C_{gg} and R_{sd} are almost constant vs T

Conclusions

Take away



❑ Performance prediction based exclusively on DC data may be inaccurate (device benchmarking may be misleading)




❑ Impact of parasitics on device FoM enormously increases with $L \downarrow$

⇒ appropriate techniques allow for fair benchmarking linked to the device physics and operation conditions

⇒ wide-band analysis is required for the fair FoM assessment

⇒ separation of “intrinsic” and “extrinsic” elements related performance is mandatory

⇒ adequate structures (with RF access pads) to be included in the layout from the very beginning of the technology development




ACKNOWLEDGEMENTS

Many PhD students and colleagues [M.K.Md. Arshad](#), [D. Lederer](#), [P. Simon](#), [G. Pailloncy](#), [D. Levaque](#), [T. Rudenko](#), [J. Alvarado](#), [S. Burignat](#) and many others actively participated in the characterization/simulation work as well as gathering and analyzing the results

[Leti](#) & [ST-M](#) teams and particularly [F. Andrieu](#), [O. Faynot](#), [T. Poiroux](#), [M. Haond](#), [N. Planes](#) for providing UTBB FD SOI devices and valuable discussions

[Imec](#) team and particularly [N. Collaert](#), [C. Claeys](#), [M. Dehan](#), [M. Jurczak](#), [A. Mercha](#), [B. Parvais](#), [R. Rooyackers](#), [E. Simoen](#), [V. Subramanian](#) for providing FinFETs and valuable discussions

Research projects



[WELCOME Characterization Platform](#) (ELEN/ICTEAM/UCL):

