



Investigation and optimization of traps properties in $\text{Al}_2\text{O}_3/\text{SiO}_2$ dielectric stacks using conductance method

Yiyi Yan, Valeriya Kilchytska, Denis Flandre, Jean-Pierre Raskin

ICTEAM Institute, Université Catholique de Louvain, Louvain-la-Neuve, Belgium

ARTICLE INFO

The review of this paper was arranged by "Pierpaolo Palestri"

Keywords:

$\text{Al}_2\text{O}_3/\text{SiO}_2$ dielectric stacks
MOS capacitor
Interface trap density
Conductance method

ABSTRACT

In this work, the properties of the interface traps between various $\text{Al}_2\text{O}_3/\text{SiO}_2$ dielectric stacks and Si substrate are investigated by the conductance method. The trap state density and energy level distribution in the silicon bandgap are extracted for four stacks fabricated by different processes. Our results indicate that the trap state density can be optimized so that $\text{Al}_2\text{O}_3/\text{SiO}_2$ can be advantageous for nano-scale transistors and resistive switching memory.

1. Introduction

Al_2O_3 metal oxide has been introduced in many applications, including gate dielectric in metal-oxidesemiconductor field-effect transistors (MOSFETs) [1], surface passivation in photodetectors and photovoltaics, bipolar resistive random access memory (RRAM) [2] and radio frequency switches [3]. As the quality of the silicon interface critically influences the performance of such devices, a thin interfacial SiO_2 layer is usually grown between metal oxide and silicon. In order to understand the physical origin of the interface traps and optimize the deposition technique of the stacks, we further investigate the properties of the interface traps between thin dielectric $\text{Al}_2\text{O}_3/\text{SiO}_2$ stacks on silicon substrate in the present work. With the conductance method, we extract the trap density, their energy level distribution in the Si bandgap and thus optimize the stack quality.

2. Experiment details

Fig. 1 is the schematic cross-section of a MOS capacitor with the $\text{Al}_2\text{O}_3/\text{SiO}_2$ stack. The equivalent circuit of the MOS capacitor is inset in the figure. We use a non-destructive 907 μm -diameter Hg probe as gate contact. Here, R_s is the series resistance of the Si substrate. C_{ox} is the capacitance of the dielectric stack. G_p and C_p are the parallel equivalent conductance and capacitance, respectively, corresponding to the Si top interface.

The preparation of the MOS capacitors is as follows: 3-inch Si wafers

($\langle 100 \rangle$, p -type, 10 $\Omega\cdot\text{cm}$, single-side polished) were cleaned by Piranha solution ($\text{H}_2\text{SO}_4/\text{H}_2\text{O}_2$ 3:1) at 110 $^\circ\text{C}$ for 20 min. After the Piranha cleaning, all the wafers were dipped by HF/deionized water (1:50) solution for removing the native oxide on the Si surfaces. Then the Si wafers were immediately put into Koyo thermal system for forming thermal SiO_2 or Fiji F200 ALD machine for depositing SiO_2 and Al_2O_3 . The thicknesses of the various dielectric layers were mapped by Ellipsometer over whole the wafers. By using E-gun evaporation, 300-nm-thick Al was deposited on the backside of the Si wafers as the back electrode of the MOS capacitor. Finally, all the wafers were annealed in forming gas (N_2/H_2 9:1) at 432 $^\circ\text{C}$ for 30 min. We prepared four kinds of gate dielectric stacks in this work. Table 1 lists the compositions of four stacks and the related thicknesses of different dielectric layers.

Mercury Probe Station was used as the front electrode of the MOS capacitor. The electrical measurements were carried out under dark by LCR 4284 m with the frequency range from 1 kHz to 1 MHz.

3. Results and discussion

Fig. 2a shows the measured C-V curves with for frequencies from 1 kHz to 1 MHz for sample 1 (sample 2 features similar response). Large and weaker frequency dispersion are observed, respectively, in accumulation and in depletion region. Moreover, a "bump" appears in the lower-frequency C-V curves ($f < 100$ kHz). Besides, one can see the frequency-dependent flatband shift, which prevents the correct flatband voltage (V_{fb}) extraction. Using the model proposed in [4], corrected

E-mail address: yiyi.yan@uclouvain.be (Y. Yan).

<https://doi.org/10.1016/j.sse.2022.108347>




Fig. 1. Schematic cross-section of MOS capacitor with the $\text{Al}_2\text{O}_3/\text{SiO}_2$ stack. The inset shows the equivalent circuit of the MOS capacitor.




Fig. 2. (a) Measured capacitance versus gate voltage from 1 kHz to 1 MHz for sample 1 and (b) Corrected capacitance versus gate voltage after removing series resistance for the same sample.

capacitance and conductance, C_c and G_c , can be calculated in order to withdraw the effect of series resistance (R_s in Fig. 1). The corrected C-V curves are plotted in Fig. 2b. In Table 1, V_{fb} is then calculated by the second derivative technique [5], summarized in Table 1. In the accumulation region, the frequency dispersion caused by R_s is eliminated. However, the “bump” and frequency-dependent flatband shift still exist. The “bump” is a sign of the interface trap presence. The frequency-dependent flatband shift is related to high interface trap density (D_{it}), which results in the Fermi-level pinning [6] when $qD_{it} \approx C_{ox}$ (the capacitance of the dielectric stack in Fig. 1). In other words, when $qD_{it} > C_{ox}$, the flatband voltage shifts with frequency. To make a comparison with C_{ox} , we calculate D_{it} in the following discussion.

Fig. 3a shows the G_c/ω (V) curves, where G_c is the corrected

Table 1

Summary of interface trap densities for Four gate dielectric stacks, including compositions, Target, Measured, and Equivalent Oxide Thicknesses.

Sample number	Dielectric stack	Target thickness (nm)	Measured thickness (nm) *	EOT (nm) **	V_{fb} (V)	D_{it} ($\text{cm}^{-2}\text{eV}^{-1}$)
1	PE-ALD Al_2O_3 /PE-ALD SiO_2	3.5/2	$3.7 \pm 0.2/2.5$	4.1	– 0.06	6.37×10^{11}
2	T-ALD Al_2O_3 /PE-ALD SiO_2	3.5/2	$3.5 \pm 0.2/2.5$	4.0	+ 0.31	5.87×10^{11}
3	PE-ALD Al_2O_3 /thermal SiO_2	3.5/2	$2.8 \pm 0.1/2.5$	3.7	+ 0.61	5.20×10^{10}
4	T-ALD Al_2O_3 /thermal SiO_2	3.5/2	$3.2 \pm 0.2/2.5$	3.9	+ 0.69	6.21×10^{10}

*Measured thickness is the average value of 16 points on one sample.

**By using the measured thickness of each layer and theoretical permittivity, Equivalent Oxide Thickness (EOT) is calculated by: $t_{EOT} = t_{\text{SiO}_2} + (k_{\text{SiO}_2}/k_{\text{Al}_2\text{O}_3})t_{\text{Al}_2\text{O}_3}$.




Fig. 3. (a) Corrected G_c/ω (V) curves after withdrawing series resistance from 1 kHz to 1 MHz for sample 1. (b) Parallel equivalent conductance (G_p/ω) as a function of angular frequency (ω) at different response gate voltages in depletion region for sample 1.

conductance of the MOS capacitor after removing R_s . The peak positions of the G_c/ω (V) curves shift to low voltage values with increasing frequency due to the presence of interface trap states. Moreover, the peak amplitude decreases with increasing frequency. Therefore, we obtain the interface trap response for a gate voltage range from 0.06 to 0.24 V, under the related frequencies of Fig. 3a. In order to accurately estimate the interface trap density and calculate the correct time constant [7], we further withdraw the capacitance of the dielectric stack (C_{ox}). Fig. 3b presents the G_p/ω (ω) curves, where ω is the angular frequency ($2\pi f$) and G_p is the parallel equivalent conductance in Fig. 1. The full width at half

maximum (FWHM) of G_p/ω (ω) curves are broader than that of Gaussian function with single level trap state. This implies that a large dispersion exists in the time constant of the interface trap and the interface trap states distribute at different energy levels in the Si bandgap. The quantitative relationship between G_p/ω and D_{it} is given by Eq. (1) [8], where τ is the time constant of the interface trap and q is electron charge.

$$\frac{G_p}{\omega} = \frac{qD_{it}}{2\omega\tau} \ln(1 + (\omega\tau)^2) \quad (1)$$

For a given response gate voltage, G_p/ω reaches the maximum value when $\omega\tau = 1.98$. Therefore, the interface trap density (D_{it}) can be approximately calculated through Eq. (2) [9]:

$$D_{it} \approx \frac{2.49}{q} \left(\frac{G_p}{\omega} \right)_{max} \quad (2)$$

We extract the maximum D_{it} from the green curve in Fig. 3b, where $(G_p/\omega)_{max} = 40.7 \text{ nF/cm}^2$, $V = 0.18 \text{ V}$ and $f(\omega/2\pi) = 2 \text{ kHz}$. The calculated qD_{it} of $1.02 \times 10^{-7} \text{ F/cm}^2$ has the same order of magnitude as C_{ox} ($5.25 \times 10^{-7} \text{ F/cm}^2$). This results in the weak Fermi-level pinning and therefore, the frequency-dependent shifts appearing in sample 1.

According to the Shockley-Read-Hall statistics of the capture and emission rate [10], the time constant of the interface trap (τ) depends on the energy difference ($\Delta E = E_T - E_v$) between the trap energy level (E_T) and the top of the Si valence band (E_v) in p-type Si as below [11]:

$$\tau = \frac{1}{\omega} = \frac{\exp(\Delta E/kT)}{\sigma v_t N_V} \quad (3)$$

where σ is the capture cross section of the trap $2.84 \times 10^{-15} \text{ cm}^2$, v_t is the average thermal velocity of majority carriers, N_V is the effective density of state in valence band, k is Boltzman constant and T is room temperature. For an angular frequency ω responding to $(G_p/\omega)_{max}$ in Fig. 3b, a ΔE can be calculated through Eq. (3). By combining Eqs. (2) and (3), we obtain the $D_{it}(\Delta E = E_T - E_v)$ profile that is plotted in Fig. 4. It can be found that at room temperature, the trap energy states distribute in the band from 0.315 to 0.352 eV above the top of the Si valence band. Moreover, the maximal trap densities of $6.37 \times 10^{11} \text{ cm}^{-2}\text{eV}^{-1}$ and $4.09 \times 10^{11} \text{ cm}^{-2}\text{eV}^{-1}$ for sample 1 and 2, respectively, appear at the energy level of 0.339 eV and 0.334 eV.

High interface trap density leads to the decrease of the carrier mobility in the transistors' channel [4] and rupture of the conductive filament in the resistive switching memory [11]. In order to reduce the interface trap density, the difference of the interface trap properties at the interface between gate stack $\text{Al}_2\text{O}_3/\text{SiO}_2$ and Si according to the fabrication methods was compared. In the case of Al_2O_3 directly deposited on Si, the lattice mismatch causes the interface traps, and thus an interfacial SiO_2 capable of reducing the mismatch and improve interface characteristics. We compared two kinds of technologies for forming ultrathin SiO_2 layer sandwiched Al_2O_3 and the Si substrate. One is thermal oxidation and the other is the plasma enhanced atomic layer deposition (PE-ALD). For sample 3 and 4 in Table 1, the Si wafers were put into Koyo thermal system for forming thermal SiO_2 layer of 2 nm at 900°C in an ultra-dry oxygen atmosphere. Fig. 5 demonstrates the measured C-V curves for sample 3 (sample 4 presents the similar C-V curves). It is obvious that in the depletion region, the "bump" does not appear and the frequency dispersion is strongly reduced. These are attributed to low D_{it} value. Indeed, in Table 1, samples 3 and 4 have the D_{it} values of about $5 \times 10^{10} \text{ cm}^{-2}\text{eV}^{-1}$ which are an order of magnitude lower than that of samples 1 and 2. The results are consistent with earlier research [4]. They suggest that in the case of PE-ALD SiO_2 (as in the samples 1, 2) the surfaces of the Si wafers may be damaged by the plasma in the pretreat step of PE-ALD. Contrarily, in the case of thermal SiO_2 (as in samples 3 and 4), D_{it} value is low thanks to good bonding properties of the thermal SiO_2 formed by oxidizing the Si substrate. A positive V_{fb} value can now be extracted corresponding to a negative value of oxide charges in Al_2O_3 films [12]. This could make possible the




Fig. 4. $D_{it}(\Delta E = E_T - E_v)$ profile of sample 1 and 2 calculated by combining Eqs. (2) and (3) in the text, showing D_{it} distributes in the energy band of the Si.




Fig. 5. Measured capacitance versus gate voltage from 1 kHz to 1 MHz for sample 3, without the "bump" and significant frequency dispersion in depletion region.

reduction of doping in nMOSFETs while maintaining the threshold voltage [1].

4. Conclusions

Summarizing, the high quality SiO_2 layer plays an important role in the thin $\text{Al}_2\text{O}_3/\text{SiO}_2$ stacks on Si substrates. Using conductance method, we accurately extract the interface traps for four thin $\text{Al}_2\text{O}_3/\text{SiO}_2$ stacks fabricated using different fabrication processes. Our results reveal that the optimized synthesis technology of the SiO_2 layer allows to reduce the interface trap density for an order of magnitude. This could improve the final performance of nano-scaled transistors and resistive switching memory, such as increasing the carrier mobility, decreasing the gate current leakage and the nonlinearity of resistive switching characteristics [13].

Declaration of Competing Interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.


Acknowledgements

We thank the Wallonia Infrastructure for nano fabrication (WINFAB) and the Wallonia electronics and communications measurements

(WELCOME) platforms for the access to the experimental facilities. We also thank the China Scholarship Council (CSC) program for the support.

References

- [1] Robertson J. High dielectric constant oxides. *Eur Phys J Appl Phys* 2004;28(3): 265–91. <https://doi.org/10.1051/epjap:2004206>.
- [2] Wong H-S-P, et al. Metal-oxide RRAM. *Proc IEEE* 2012;100(6):1951–70. <https://doi.org/10.1109/JPROC.2012.2190369>.
- [3] Wainstein N, Adam G, Yalon E, Kvatinsky S. Radiofrequency switches based on emerging resistive memory technologies – A survey. *Proc IEEE* 2021;109(1):77–95. <https://doi.org/10.1109/JPROC.2020.3011953>.
- [4] Y. Yan et al., “Characterization of Thin Al₂O₃/SiO₂ Dielectric Stack for CMOS Transistors,” p. 6.
- [5] Winter R, Ahn J, McIntyre PC, Eizenberg M. New method for determining flat-band voltage in high mobility semiconductors. *J. Vac. Sci. Technol. B Nanotechnol. Microelectron. Mater. Process. Measure. Phenomena* 2013;31(3):030604. <https://doi.org/10.1116/1.4802478>.
- [6] Martens K, et al. Determining weak fermi-level pinning in MOS devices by conductance and capacitance analysis and application to GaAs MOS devices. *Solid-State Electron* 2007;51(8):1101–8. <https://doi.org/10.1016/j.sse.2007.06.002>.
- [7] W. Vandendaele and S. Martin, “23.5 A Novel Insight on Interface Traps Density (D_{it}) Extraction in GaN-on-Si MOS-c HEMTs,” p. 4.
- [8] Martens K, Chui CO, Brammertz G, De Jaeger B, Kuzum D, Meuris M, et al. On the correct extraction of interface trap density of MOS devices with high-mobility semiconductor substrates. *IEEE Trans Electron Devices* 2008;55(2):547–56.
- [9] Schroder DK. *Semiconductor Material and Device Characterization*. USA: Wiley; 2005.
- [10] Shockley W, Read WT. Statistics of the recombinations of holes and electrons. *Phys Rev* 1952;87(5):835–42. <https://doi.org/10.1103/PhysRev.87.835>.
- [11] Engel-Herbert R, Hwang Y, Stemmer S. Comparison of methods to quantify interface trap densities at dielectric/III-V semiconductor interfaces. *J Appl Phys* 2010;108(12):124101. <https://doi.org/10.1063/1.3520431>.
- [12] Kotipalli R, Delamare R, Poncelet O, Tang X, Francis LA, Flandre D. Passivation effects of atomic-layer-deposited aluminum oxide. *EPJ Photovolt* 2013;4:45107. <https://doi.org/10.1051/epjpv/2013023>.
- [13] Mahata C, et al. SiO₂ layer effect on atomic layer deposition Al₂O₃-based resistive switching memory. *Appl. Phys. Lett.* 2019;114(18):182102. <https://doi.org/10.1063/1.5085853>.



Yiyi Yan was born in Kunming, Yunnan, China, in 1994, and received her B.S. and M.S. degrees from Beijing University of Chemical Technology and Université Catholique de Louvain in 2017 and 2019, respectively. She is currently pursuing a PhD degree at the electrical engineering department of UCLouvain. Her research focuses on investigating various dielectric on silicon material stacks to achieve good quality for transistors and for (ii) RF applications. Her work includes the characterization of carrier lifetimes and surface recombination velocities extracted from photoconductance measurement methods, interface quality of dielectric oxide in CMOS, and radio-frequency memristive switches.



Valeriya Kilchytska received the M.Sc. degree in solid-state electronics and the Ph.D. degree in semiconductor and dielectric physics from Kiev Shevchenko University, Ukraine, in 1992 and 1997, respectively. She is a Senior Researcher with the Université catholique de Louvain (UCL), Louvain-la-Neuve, Belgium. Her Ph.D. work was performed with the Institute of Semiconductor Physics, Kiev, was devoted to the investigation of electrical and radiation properties of SOI structures. From 1997 to 2001, she researched on the investigation of bias-temperature and injection processes in the buried oxides. In 1996 and 2000, she was a Visiting Researcher with UCL, for high-temperature and generation-recombination processes in SOI devices. In 2001, she was a Visiting Post-Doctoral Researcher with the Chalmers University of Technology, Sweden, for characterization of SiC MOS structures. In 2002, she joined UCL for characterization and simulation of advance SOI devices. She has a long-term experience in advanced device characterization focused on wide frequency band characterization, simulation and performance assessment from one side and on the investigation of wide-temperature range behavior and radiation effects particularities of advanced devices from another side. She has been a principal investigator of numerous research projects funded by regional and European institutions. She has authored or coauthored over 200 technical papers and conference contributions. She also serves as a Reviewer for various international journals and conferences, such as the IEEE Transactions on Electron Devices, the IEEE Electron Device Letters, and Solid State Electronics, and a TPC member of several international conferences.



Denis Flandre (Senior Member, IEEE) received the M.S. degree in electrical engineering, the Ph.D. degree and the Research Habilitation degree from UCLouvain, Louvain-la-Neuve, Belgium, in 1986, 1990, and 1999, respectively. His doctoral research was on the modeling of Silicon-on-Insulator (SOI) MOS devices for characterization and circuit simulation, his Post-doctoral thesis is on a systematic and automated synthesis methodology for MOS analog circuits. Since 2001, he has been a Full-Time Professor with UCL. He is involved in the research and development of SOI MOS devices, digital and analog circuits, sensors, MEMS and solar cells, for special applications, more specifically ultra low-voltage low-power, microwave, biomedical, radiation-hardened and high-temperature electronics and microsystems. He has authored or coauthored more than 1000 technical papers or conference contributions. He is the Co-Inventor of 12 patents. He has organized or lectured many short courses on SOI technology, devices and circuits in universities, industrial companies and conferences. He was the recipient of several scientific prizes and best paper awards. He has participated or coordinated numerous research projects funded by regional and European institutions. He is a Member of several EU Networks of Excellence on high-temperature electronics, SOI technology, nanoelectronics and micro-nanotechnology. Prof. Flandre is the Co-Founder of CISSOID, a spin-off company of UCL focusing on SOI and high-reliability integrated circuit design and products. He is a Scientific Advisor of three other start-ups : INCIZE (semiconductor characterization and modeling for design of digital, analog/RF and harsh environment applications), e-peas (Energy harvesting and processing solutions for longer battery life, increased robustness in all IoT applications), and VOCsSens (smart gas sensing solutions from edge to cloud).



Jean-Pierre Raskin (M'97–SM'06) was born in Aye, Belgium, in 1971. He received the Industrial Engineer degree from the Institut Supérieur Industriel d'Arlon, Arlon, Belgium, in 1993 and the M.S. and Ph.D. degrees in applied sciences from the Université catholique de Louvain (UCL), Louvain-la-Neuve, Belgium, in 1994 and 1997, respectively. From 1994 to 1997, he was a Research Engineer with the Microwave Laboratory, UCL, where he worked on the modeling, characterization, and realization of MMICs in silicon-on-insulator (SOI) technology for low-power low-voltage applications. In 1998, he joined the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor. He has been involved in the development and characterization of micromachining fabrication techniques for microwave and millimeterwave circuits and microelectromechanical transducers/amplifiers working in harsh environments. In 2000, he joined the Microwave Laboratory, UCL, as an Associate Professor. Since 2007, he has been a Full Professor and the Head of the Microwave Laboratory, UCL. He is also a Member of the Research Center in Micro and Nanoscopic Materials and Electronic Devices, UCL. He is the author or coauthor of more than 350 scientific papers. His research interests include the modeling, wideband characterization, and fabrication of advanced SOI MOSFETs, as well as micro- and nanofabrication of MEMS/NEMS sensors and actuators. Prof. Raskin is an Associate Member of the European Microwave Association.