

Thus, the extrinsic series resistances R_{ge} , R_{se} , and R_{de} can be deduced using the parametric curves defined in a two dimensional plane $[x_1, x_2]$ by

$$\text{Re}(Z_{ij}(\omega)) = \text{Re}(Z_{kl}(\omega)) \quad \text{Where } \{i, j\} \neq \{k, l\} \quad (4)$$

From (3), these curves must be straight lines, with intercept at the origin $[0, x_{20}]$ and slope α as given in [1]. Combining the obtained equations formed by varying the indices i, j, k , and l , it is possible to build a set of linear equations from which the series resistances can be determined. Note that it is not possible to extract the three resistances from cold measurements, because at $V_{gs} = V_{ds} = 0$ V, the transistor is OFF. Therefore, assuming $\text{Re}(Z_{12}) = \text{Re}(Z_{21})$, the curve $\text{Re}(Z_{12})$ versus $\text{Re}(Z_{21})$ will give a straight line starting from the origin with a slope of 45° ($\alpha=1$) [2]. The method described in [2] was used to extract the gate resistance.

B. Extraction the extrinsic capacitance

The extrinsic capacitances can be directly determined from the imaginary part of the Y-parameters at $V_{ds} = V_{gs} = 0$ V using the following equations.

$$\text{Im}(Y_{11}) = j\omega(C_{gse} + C_{gde}) \quad (5)$$

$$\text{Im}(Y_{12}) = \text{Im}(Y_{21}) = -j\omega C_{gde} \quad (6)$$

$$\text{Im}(Y_{22}) = j\omega(C_{dse} + C_{gde}) \quad (7)$$

Thus, C_{gde} was determined directly from (6) while the gate source capacitance C_{gse} was deduced from (5). Finally, the drain source capacitance C_{dse} was obtained from (7).

III. EXTRACTION OF THE INTRINSIC PARAMETERS

After de-embedding the extrinsic resistances (R_{ge} , R_{se} , R_{de}), and the parasitic capacitances (C_{gde} , C_{gse} , C_{dse}), the analysis of the small signal equivalent circuit of the intrinsic part allowed obtaining the Y-parameter matrix $[Y_{int}]$ [3].

$$R_{gsi} = \text{Re}\left(\frac{1}{Y_{11int} + Y_{12int}}\right) \quad (8)$$

$$C_{gsi} = -\left(\frac{1}{\omega \text{Im}\left(\frac{1}{Y_{11int} + Y_{12int}}\right)}\right) \quad (9)$$

$$C_{gdi} = -\left(\frac{1}{\omega \text{Im}\left(\frac{1}{Y_{12int}}\right)}\right) \quad (10)$$

$$g_{di} = \text{Re}(Y_{22int}) \quad (11)$$

$$g_{mi} = -\left|\frac{Y_{21int} - Y_{12int}}{Y_{11int} + Y_{12int}}\right| \frac{1}{\text{Im}\left(\frac{1}{Y_{11int} + Y_{12int}}\right)} \quad (12)$$

VI. RESULTS AND DISCUSSION

The extrinsic resistances of the UTBB FD-SOI transistor are determined using method [2] as depicted in Fig. 2 and Fig. 3. The values of extracted parasitic capacitances at $V_{ds} = V_{gs} = 0$ V are illustrated in fig. 4. It can be noted that these capacitances are nearly frequency-independent, while their values are: $C_{gde} = 30$ Ff, $C_{gse} = 35$ Ff and $C_{dse} = 8$ Ff.




Fig. 2. Representation of the gate resistance versus frequency in the 0.04-40 GHz band for a UTBB FD-SOI transistor with $W = 120 \mu\text{m}$ and $L_{eff} = 30$ nm at $V_{gs} = V_{ds} = 0$ V.




Fig. 3. Parametric plot of resistances in the 0.04-40 GHz band for a UTBB FD-SOI transistor with $W = 120 \mu\text{m}$ and $L_{eff} = 30$ nm at $V_{gs} = V_{ds} = 0$ V.




Fig. 4. Representation of the parasitic capacitances versus frequency in the 0.04-40 GHz band for a UTBB FD-SOI transistor with $W = 120 \mu\text{m}$ and $L_{\text{eff}} = 30 \text{ nm}$ at $V_{\text{gs}} = V_{\text{ds}} = 0 \text{ V}$.

In Fig. 5 the intrinsic elements g_{mi} , g_{di} were extracted as a function of frequency parameters. The extracted intrinsic elements are nearly frequency-independent. As shown in Fig. 6, an excellent agreement has been found between measured and simulated S-parameters at $V_{\text{ds}} = 1 \text{ V}$ and $V_{\text{gs}} = 0.95 \text{ V}$, thus demonstrating that the proposed extraction approach is accurate and reliable.




Fig. 5. Extracted values of the conductances vs. frequency in the 0.04-40 GHz band for a UTBB-FD SOI transistor with $W = 120 \mu\text{m}$ and $L_{\text{eff}} = 30 \text{ nm}$ at $V_{\text{gs}} = 0.95 \text{ V}$ and $V_{\text{ds}} = 1 \text{ V}$.

VI. CONCLUSION

In this article, an accurate extraction technique is presented. The extrinsic elements are extracted at a single bias point which is a zero bias condition ($V_{\text{gs}} = V_{\text{ds}} = 0 \text{ V}$). The intrinsic parameters are extracted by very simple Y-parameter analysis after removing the extrinsic resistances and the parasitic

capacitances. It is verified that the extraction technique is accurate. The simulation results agree well with the measurement data.




Fig.6. Measured (x black) and modeled (x red) S-parameters in the 0.04-40 GHz band for a UTBB FD-SOI transistor with $W = 120 \mu\text{m}$ and $L_{\text{eff}} = 30 \text{ nm}$ at $V_{\text{gs}} = 0.95 \text{ V}$ and $V_{\text{ds}} = 1 \text{ V}$.

ACKNOWLEDGEMENT

The authors would like to thank their collaborators at ICTEAM-Maxwell Laboratory, Belgium, for their technical support and for enabling access to their experimental equipment.

REFERENCES

- [1] J-P Raskin, R Gillon, J Chen, D Vanhoenacker-Janvier, J-P Colinge, "Accurate SOI MOSFET characterizations at microwave frequencies for device performance optimization and analog modeling," *IEEE Trans Electron Dev*, 45(5):101725, 1998.
- [2] D. Maafri, M.C.E. Yagoub, R. Touhami, A. Slimane, M.T. Belaroussi "Efficient RF extrinsic parameters extraction technique for FinFETs," *Wiley Microwave Optical Techn. Lett*, Vol. 56, No. 11, pp. 2616-2619, Nov, 2014.
- [3] A. Bracale, V. Ferlet-Cavrois, N. Fel, D. Pasquet, J. L. Gauthier, J. L. Pelloie and J. Du Port de Poncharra, "A new approach for SOI devices small-signal parameters extraction," *Analog Integrated Circuits and Signal Processing*, vol. 25, pp.157, 2000.
- [4] R. Torres, R. S. Murphy-Arteaga and S. Decoutere, "MOSFET bias dependent series resistance extraction from RF measurements," *Electronics Letters*, vol. 39, no. 20, pp. 1476, 2003.
- [5] J.C. Tinoco, J-P. Raskin, "New RF extrinsic resistances extraction Procedure for deep-submicron MOS transistors," *Int. J. Numer. Model*; 23:107-126, 2010.