

Contribution of Substrate Harmonic Distortion to GaN-on-Si RF Switches Linearity

Pieter Cardinael, *Graduate Student Member, IEEE*, Sachin Yadav, Martin Rack, *Member, IEEE*, Uthayasankaran Peralagu, Alireza Alian, Bertrand Parvais, Nadine Collaert, Jean-Pierre Raskin, *Fellow, IEEE*

Abstract— We demonstrate high linearity of fully processed GaN on 2 mm HR Si wafers with high effective resistivity ($\rho_{\text{eff}} > 2 \text{ k}\Omega\cdot\text{cm}$). Using two common-gate (MOS-)HEMT devices presenting different levels of distortion as demonstrators, we discuss the impact of substrate-induced harmonic distortion on RF switches. By comparing switch and CPW line measurements, it is possible to estimate the substrate contribution to HD. For the relatively non-linear device, the intrinsic device non-linearities dominate by a 16-20 dB margin over the substrate contribution. For a more linear device (-110 dBc of 2nd harmonic power at 900 MHz and $P_{\text{in}} = 15 \text{ dBm}$), the substrate distortion contributes equally to channel non-linearity, highlighting the necessity of engineering the substrate's RF performance together with the transistor. We provide guidelines for substrate ρ_{eff} to achieve good switch linearity for given device harmonic levels.

Index Terms— GaN-on-Si HEMTs, RF switches, substrate effective resistivity, RF losses, harmonic distortion.

I. INTRODUCTION

GAN-ON-SI promises to combine the high power handling capabilities of GaN HEMTs with mature CMOS process technology to enable RF front-end-modules (FEM) with high performance and complexity compared with GaN on small area substrates such as SiC [1], [2]. However, the lossy Si substrate can degrade performance of the devices and the passive components' quality factor [3], [4], and cause increased harmonic distortion (HD). In addition to passive structures, a particularly substrate-sensitive component of the FEM is the RF switch, where high linearity and low insertion loss are key [5]. RF losses are a problem for GaN-on-high resistivity (HR) Si technology, where the RF losses and non-linearities originate from a parasitic surface conduction (PSC) layer, located at nitride-Si interface [6]–[8]. This PSC layer leads to a significant decrease of the substrate effective resistivity, ρ_{eff} compared with the starting Si substrate resistivity ρ_{Si} . While the impact of GaN-on-Si stack on transmission line RF loss

The work of Pieter Cardinael was supported by the Fonds pour la Formation à la Recherche dans l'Industrie et dans l'Agriculture (FRIA), FNRS, Belgium (*Corresponding author: Pieter Cardinael*).

Pieter Cardinael, Martin Rack, and Jean-Pierre Raskin are with the Institute of Information and Communication Technologies, Electronics and Applied Mathematics, Université catholique de Louvain, 1348 Louvain-la-Neuve, Belgium (e-mail: pieter.cardinael@uclouvain.be).

Sachin Yadav, Uthayasankaran Peralagu, Alireza Alian, and Nadine Collaert are with IMEC, 3001 Leuven, Belgium.

Bertrand Parvais is with IMEC, 3001 Leuven, Belgium, and also with the Department of Electronics and Informatics, Vrije Universiteit Brussel, 1050 Brussels, Belgium.

Color versions of one or more of the figures in this article are available online at <http://ieeexplore.ieee.org>




Fig. 1. (a) Optical micrograph of the SPST RF switch reported here, with $L_g = 150 \text{ nm}$ and $W_{\text{tot}} = 0.5 \text{ mm}$. (b) A 150-μm-long CPW line of similar dimensions to the switch access lines (Thru line) is used to analyze the relative contribution of the substrate to non-linearities. Port 1 (P1), Port 2 (P2) and DC gate bias pad (V_G) are indicated where applicable.

and non-linearity has been investigated [6]–[11], studies on active devices and circuits are lacking.

In this letter, we present small- and large-signal performance of GaN HEMT switches integrated on 200 mm HR Si substrates. Our main objective is to quantify the contribution of the non-linear Si substrate to RF switch non-linearity. We do this by comparing the large-signal measurements of switches with CPW lines of similar dimensions. Two different devices are tested on state-of-the-art low-loss GaN-on-Si substrates. Finally, we translate the experimental data into a substrate engineering specification, in terms of the more commonly used ρ_{eff} .

II. DEVICES UNDER TEST

A. Material Stack and RF Switches

The HEMT stacks considered here were grown using metal organic chemical vapor deposition (MOCVD) on 200 mm, HR-Si wafers (3-6 $\text{k}\Omega\cdot\text{cm}$). They consist of an AlN nucleation layer, a strain relief III-N superlattice buffer, a C-doped GaN buffer layer, and finally a 50 nm-thick GaN channel. Two wafers with different device architectures are chosen because of their different intrinsic linearity (see Section IV).

Device A. HEMTs comprising 1 nm AlN spacer and 5 nm AlGaIn barrier. Equivalent oxide thickness (EOT) is 4.0 nm.

Device B. MOS-HEMTs with 1 nm AlN spacer and 2 nm AlGaIn barrier. A 2.5 nm high-K dielectric layer is used as gate oxide. EOT is 2.4 nm

A 3-layer Cu BEOL is used in both wafers. The devices under test have a gate length $L_g = 150 \text{ nm}$. An SPST switch with a $\sim 113 \text{ k}\Omega$ bias resistor at the gate terminal is shown in Fig. 1a. Switches were embedded in GSG pads using a $\sim 10 \text{ }\mu\text{m}$ -wide access line, with a total pad-to-pad distance of $\sim 145 \text{ }\mu\text{m}$.




Fig. 2. Effective resistivity [12] higher than 2 kΩ.cm until 5 GHz extracted for a typical die on wafers A (squares) and B (triangles). Inset: series metallic losses are dominating over substrate losses. CPW line cross-section: central conductor width $W = 15 \mu\text{m}$, pitch $S = 12 \mu\text{m}$.

B. Substrate HD Evaluation From CPW Lines

The HD measured at the output of the switch is contributed by (i) the intrinsic device and (ii) the substrate-induced non-linearities. It is assumed these contributions add up, as the effect of interference is at most 3 dB. Substrate HD is measured using CPW lines [6], [10], [13]. A fundamental tone is injected at the CPW line input, and the 2nd (H2) and 3rd (H3) harmonic power are measured at the output. Two different CPW lines were fabricated on both wafers:

1. A 2 mm-long CPW line, with pitch $S \cong 12 \mu\text{m}$ and central conductor width $W \cong 15 \mu\text{m}$. Dimensions were chosen to fairly compare it with other RF substrate technologies in terms of HD and ρ_{eff} [14], [15].
2. A 150 μm -long Thru line (Fig. 1b), with same S and W as the 2 mm-long CPW line.

The layout of the Thru line is similar to the switch access line (Fig. 1). It is then possible to use it to isolate the substrate contribution to switch HD from intrinsic device non-linearities, assuming substrate HD is captured by the Thru line measurement.

To evaluate substrate losses, the substrate ρ_{eff} , extracted for the 2 mm-long CPW line, is shown in Fig. 2 for a representative die. Wafer-wide median ρ_{eff} averaged over the frequency range 0.9 GHz - 5 GHz are reported in Table I. These high ρ_{eff} ($> 2 \text{ k}\Omega\text{.cm}$) mean that total RF losses are dominated by series metallic losses over shunt substrate losses [16], as shown in the inset of Fig. 2. This is the case for both wafers.

III. DC AND SMALL-SIGNAL PERFORMANCE OF RF SWITCHES

Fig. 3a shows typical DC characteristics for devices A and B. The high-K dielectric introduced as gate oxide in Device B enables a substantial reduction of gate current (I_g) for these scaled barrier devices. The R_{ON} , extracted from RF small-signal measurements is shown as a function of DC gate bias, V_G in Fig. 3b. Device B shows a $\sim 38\%$ lower R_{ON} compared to the device A, owing to its smaller EOT. For both device architectures R_{ON} is relatively independent of V_G in high gate-overdrive regime ($V_G > 1 \text{ V}$), which could be linked to high I_g (see also Section IV).

The insertion loss and isolation were extracted from small-signal RF measurements (Fig. 4). Insertion loss is $\sim 0.2 \text{ dB}$ at 5 GHz and remains below 0.6 dB for both switches until 30




Fig. 3. (a) Addition of a gate oxide in Device B leads to one order of magnitude lower gate leakage. (b) R_{ON} as function of gate bias with a lower value for the Device B due to smaller EOT as compared to Device A. $L_g \sim 150 \text{ nm}$




Fig. 4. Insertion loss (at $V_G = V_t + 3 \text{ V}$) and isolation (at $V_G = V_t - 1 \text{ V}$) for the two device architectures with $L_g = 150 \text{ nm}$.

GHz. This is in line with the state-of-the-art in GaN switches [17]–[19]. Both device architectures show similar insertion losses although a slight improvement is achieved for device B thanks to its lower R_{ON} .

The off-state capacitances and corresponding $R_{\text{ON}} \times C_{\text{OFF}}$ figures-of-merit are reported in Table I. While device architecture and switch layout need to be optimized to further reduce $R_{\text{ON}} \times C_{\text{OFF}}$, these switches provide a relevant framework to study the impact of substrate non-linearity on overall HD.

IV. LARGE-SIGNAL PERFORMANCE AT 0.9 GHz

In this section, single tone HD data are reported at fundamental frequency of 0.9 GHz, which is a widely used frequency to quantify and benchmark substrate non-linearity [6], [14]. The dc gate bias was set to $V_t + 3 \text{ V}$. A description of the experimental setup can be found in [6].


H2 and H3 are measured at the DUT output and plotted in Fig. 5 against the fundamental (H1) to remove the impact of insertion losses. H2 is discussed in more details since it usually dominates total harmonic distortion (THD) for CPW lines and thus represents most of the substrate contribution for switch non-linearity.

For the 2-mm-long CPW line, an H2 level of -84 dBm and -87 dBm at 15dBm of H1 is measured for wafers A and B, respectively (not shown, see Table I), which is on par with commercially available trap-rich (TR) SOI substrates [20] and further proves the potential of an optimized GaN-on-Si stack for RF switches (see also Fig. 6). Next, a Thru line and switch in on-state are compared (Fig. 5a). It is important to compare

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

TABLE I. MAIN ELECTRICAL RESULTS OF THE TWO WAFERS CONSIDERED HERE. H2 VALUES ARE GIVEN AT 0.9 GHz FOR H1 = 15 dBm

Device label	Median ρ_{eff} ($\text{k}\Omega\cdot\text{cm}$)	R_{ON} ($\Omega\cdot\text{mm}$)	C_{OFF} (fF/mm)	$R_{\text{ON}} \times C_{\text{OFF}}$ (fs)	IL (dB)	H2 – Switch (dBm)	H2 – Thru (dBm)	H2 – 2 mm CPW (dBm)
A	2.7	1.47	286	420	0.22	-75	-91	-84
B	2.3	0.97	320	310	0.19	-95	-94	-87

Fig. 5. Large-signal performance of the switch with Device A (a) and Device B (b) in on-state ($V_G = V_t + 3 \text{ V}$) with $L_g = 150 \text{ nm}$, compared with the Thru line on each wafer. 2-mm-long CPW data is reported in Table 1 for both wafers.

the switch with a CPW line of similar dimensions, as substrate-induced HD is strongly dependent on line length ($\sim 7 \text{ dB}$ difference between 2 mm-long CPW and Thru line, see Table I).


For Device A, $H2 \sim -90 \text{ dBc}$, which lies above the Thru line $H2$ by 16-20 dB at $H1$ levels of 15-20 dBm. This implies that for such a highly linear III-N/Si stack, switch non-linearities are dominated by the channel by a 16-20 dB margin. The same analysis can be made for $H3$.

Device B is significantly more linear than Device A (Fig. 5b): $H2$ is $\sim -110 \text{ dBc}$, a $\sim 19 \text{ dB}$ reduction compared with Device A. We speculate that this is mostly due to the larger I_g (and thus lower intrinsic V_G) in Device A, although gate dielectric is known to also affect linearity [21]. As V_G is increased, a significant voltage drop can occur on the gate series resistor for the relatively leaky device A (Fig. 3a). This limits the on-state to $V_{G,\text{max}} \sim V_t + 1.7 \text{ V}$, which increases intrinsic device distortion compared with higher intrinsic V_G allowed by lower I_g in Device B. For Device B, $H2$ levels for the Thru line and the switch are very similar (Fig. 5b), implying that for a more linear device, substrate contribution to distortion can be high.

V. EFFECTIVE RESISTIVITY SPECIFICATION FOR GAN-ON-SI RF SWITCHES

A. Correlation of CPW ρ_{eff} with HD at 0 V DC bias

Advanced GaN-on-Si substrates are reaching performance comparable to trap-rich SOI substrates (Fig. 6). In addition, $H2$ power (measured on a 2-mm-long CPW line at $f_0 = 0.9 \text{ GHz}$) and ρ_{eff} are strongly correlated. Indeed, by increasing ρ_{eff} the conductivity of the PSC layer (G_{PSC}) is reduced. Furthermore, the relaxation time of free carriers constituting the PSC layer is increased, which increases linearity due to reduced modulation of G_{PSC} [22]. For a variety of fully processed (i.e., device processing and BEOL) GaN-on-Si stacks, an increase of ρ_{eff} by $10\times$ leads to a reduction of $H2$ levels by $\sim 36 \text{ dB}$.

Fig. 6. Correlation between GaN-on-Si effective resistivity and $H2$ levels measured on 2 mm-long CPW lines at a fundamental tone of 0.9 GHz.

B. Limiting Substrate Contribution to Switch Distortion

The switch non-linearity is dominated by device non-linearity if the following is true:

$$H2_{\text{Thru Line}} \leq H2_{\text{RF Switch}}. \quad (1)$$

This condition holds for Wafer A, where we have (at $H1 = 15 \text{ dBm}$):

$$H2_{\text{Thru Line A,dBm}} = H2_{\text{RF Switch A,dBm}} - 16 \text{ dB} \quad (2)$$

Equation 3 implies that the substrate for Wafer A would need to generate $\sim 16 \text{ dB}$ more distortion until it would contribute significantly to the switch distortion.

To obtain an estimate of the corresponding ρ_{eff} decrease, consider the 2-mm-long CPW line on Wafer A. This line showed $H2 = -84 \text{ dBm}$ (see Table I). From Fig. 6 and small-signal data in Fig. 2, the corresponding ρ_{eff} is $\sim 2 \text{ k}\Omega\cdot\text{cm}$. Following the $\sim 36 \text{ dB/dec}$ trend line, a 16 dB increased $H2$ would represent a ρ_{eff} of $\sim 700 \Omega\cdot\text{cm}$. For device A, this corresponds to the lowest possible ρ_{eff} for which Eq. 1 is still respected.

It is noted that this lower bound is specific to a particular device performance, requiring a co-optimization of substrate and device linearity. Indeed, for the significantly more linear switch with Device B, this ρ_{eff} requirement is higher: at 0.9 GHz we have $H2_{\text{Thru line B}} \approx H2_{\text{RF Switch B}}$, making the above exercise impractical. However, it is likely less relevant provided that $H2_{\text{RF Switch B}}$ is as low as -110 dB , a level comparable with state-of-the-art commercially available products [23].

VI. CONCLUSION

In this letter, we have demonstrated the high linearity of GaN switches integrated on high resistivity Si wafers. The low distortion of those GaN-on-Si stacks ($\sim -100 \text{ dBc}$ at 0.9 GHz and $P_{\text{in}} = 15 \text{ dBm}$, comparable to state-of-the-art SOI wafers) was shown to be necessary to enable low $H2$ levels (-110 dBc) for Device B switches. By comparing measurements of a CPW line of similar layout with RF switch data, we proposed guidelines for substrate ρ_{eff} requirements. For a HEMT switch, that requirement was shown to be equivalent to a minimum substrate effective resistivity of $\sim 700 \Omega\cdot\text{cm}$.

REFERENCES

- [1] B. Parvais *et al.*, “GaN-on-Si mm-wave RF Devices Integrated in a 200mm CMOS Compatible 3-Level Cu BEOL,” in *2020 IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA: IEEE, Dec. 2020, pp. 8.1.1-8.1.4. doi: 10.1109/IEDM13553.2020.9372056.
- [2] H. W. Then *et al.*, “3D heterogeneous integration of high performance high-K metal gate GaN NMOS and Si PMOS transistors on 300mm high-resistivity Si substrate for energy-efficient and compact power delivery, RF (5G and beyond) and SoC applications,” in *2019 IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA: IEEE, Dec. 2019, pp. 17.3.1-17.3.4. doi: 10.1109/IEDM19573.2019.8993583.
- [3] S. Liu, L. Zhu, F. Allibert, I. Radu, X. Zhu, and Y. Lu, “Physical Models of Planar Spiral Inductor Integrated on the High-Resistivity and Trap-Rich Silicon-on-Insulator Substrates,” *IEEE Transactions on Electron Devices*, vol. 64, no. 7, pp. 2775–2781, Jul. 2017, doi: 10.1109/TED.2017.2700022.
- [4] A. O. Adan, T. Yoshimasu, S. Shitara, N. Tanba, and M. Fukurni, “Linearity and low-noise performance of SOI MOSFETs for RF applications,” *IEEE Transactions on Electron Devices*, vol. 49, no. 5, pp. 881–888, May 2002, doi: 10.1109/16.998598.
- [5] B.-W. Min and G. M. Rebeiz, “Ka-Band Low-Loss and High-Isolation Switch Design in 0.13- μm CMOS,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 56, no. 6, pp. 1364–1371, Jun. 2008, doi: 10.1109/TMTT.2008.921749.
- [6] S. Yadav *et al.*, “Substrate RF Losses and Non-linearities in GaN-on-Si HEMT Technology,” in *2020 IEEE International Electron Devices Meeting (IEDM)*, Dec. 2020, pp. 8.2.1-8.2.4. doi: 10.1109/IEDM13553.2020.9371893.
- [7] S. Chang *et al.*, “The Influence of AlN Nucleation Layer on Radio Frequency Transmission Loss of AlN-on-Si Heterostructure,” *physica status solidi (a)*, vol. 217, no. 7, p. 1900755, 2020, doi: 10.1002/pssa.201900755.
- [8] P. Cardinael *et al.*, “Time Dependence of RF Losses in GaN-on-Si Substrates,” *IEEE Microw. Wireless Compon. Lett.*, vol. 32, no. 6, pp. 688–691, Jun. 2022, doi: 10.1109/LMWC.2022.3162028.
- [9] P. Cardinael *et al.*, “Impact of III-N buffer layers on RF losses and harmonic distortion of GaN-on-Si Substrates,” in *ESSDERC 2021 - IEEE 51st European Solid-State Device Research Conference (ESSDERC)*, Grenoble, France: IEEE, Sep. 2021, pp. 303–306. doi: 10.1109/ESSDERC53440.2021.9631822.
- [10] L. Cao, “RF Harmonic Distortion of Coplanar Waveguides on GaN-on-Si and GaN-on-SiC Substrates,” CS MANTECH Conference. Accessed: Dec. 06, 2022. [Online]. Available: <https://csmantech.org/paper/rf-harmonic-distortion-of-coplanar-waveguides-on-gan-on-si-and-gan-on-sic-substrates/>
- [11] T. T. Luong *et al.*, “Buffer-optimized improvement in RF loss of AlGaIn/GaN HEMTs on 4-inch silicon (111),” in *2017 China Semiconductor Technology International Conference (CSTIC)*, Mar. 2017, pp. 1–3. doi: 10.1109/CSTIC.2017.7919884.
- [12] L. Nyssens, M. Rack, and J.-P. Raskin, “Effective resistivity extraction of low-loss silicon substrates at millimeter-wave frequencies,” *International Journal of Microwave and Wireless Technologies*, vol. 12, no. 7, pp. 615–628, Sep. 2020, doi: 10.1017/S175907872000077X.
- [13] B. Kazemi Esfeh, M. Rack, S. Makovejev, F. Allibert, and J.-P. Raskin, “A SPDT RF Switch Small- and Large-Signal Characteristics on TR-HR SOI Substrates,” *IEEE J. Electron Devices Soc.*, vol. 6, pp. 543–550, 2018, doi: 10.1109/JEDS.2018.2805780.
- [14] M. Rack, F. Allibert, and J.-P. Raskin, “Modeling of Semiconductor Substrates for RF Applications: Part II—Parameter Impact on Harmonic Distortion,” *IEEE Trans. Electron Devices*, vol. 68, no. 9, pp. 4606–4613, Sep. 2021, doi: 10.1109/TED.2021.3096781.
- [15] L. Zhu *et al.*, “RF Characteristics of Two Generations of RFeSi HR-SOI Substrates Over Temperature,” *IEEE Microw. Wireless Compon. Lett.*, vol. 28, no. 5, pp. 377–379, May 2018, doi: 10.1109/LMWC.2018.2813884.
- [16] Lederer, D., Desrumeaux, C., Brunier, F., and Raskin, J.-P., “High resistivity SOI substrates: how high should we go?,” in *2003 IEEE International Conference on SOI*, Oct. 2003, pp. 50–51. doi: 10.1109/SOI.2003.1242893.
- [17] F. Drillet *et al.*, “RF SPST Switch Based on Innovative Heterogeneous GaN/SOI Integration Technique,” in *2020 15th European Microwave Integrated Circuits Conference (EuMIC)*, Jan. 2021, pp. 117–120.
- [18] T. Kim, H. Im, S.-H. Lee, K.-J. Kim, and C. Park, “Highly Linear K-/Ka-Band SPDT Switch Based on Traveling-Wave Concept in a 150-nm GaN pHEMT Process,” *IEEE Microw. Wireless Compon. Lett.*, vol. 32, no. 8, pp. 987–990, Aug. 2022, doi: 10.1109/LMWC.2022.3161498.
- [19] S. Kaleem, J. Kuhn, R. Quay, and M. Hein, “A high-power Ka-band single-pole single-throw switch MMIC using 0.25 μm GaN on SiC,” in *2015 IEEE Radio and Wireless Symposium (RWS)*, San Diego, CA, USA: IEEE, Jan. 2015, pp. 132–134. doi: 10.1109/RWS.2015.7129738.
- [20] F. Allibert, “Engineering SOI Substrates for RF to mmWave Front-Ends,” *Microwave Journal*, vol. 63, no. 10, p. 72, Oct. 2020.
- [21] K. Jena, R. Swain, and T. R. Lenka, “Effect of thin gate dielectrics on DC, radio frequency and linearity characteristics of lattice-matched AlInN/AlN/GaN metal–oxide–semiconductor high electron mobility transistor,” *IET Circuits, Devices & Systems*, vol. 10, no. 5, pp. 423–432, 2016, doi: 10.1049/iet-cds.2015.0332.
- [22] M. Rack, F. Allibert, and J.-P. Raskin, “Modeling of Semiconductor Substrates for RF Applications: Part I—Static and Dynamic Physics of Carriers and Traps,” *IEEE Trans. Electron Devices*, vol. 68, no. 9, pp. 4598–4605, Sep. 2021, doi: 10.1109/TED.2021.3096777.
- [23] “QPC1022 - 5 - 6000 MHz Low Distortion SPDT Switch - Qorvo.” Accessed: Dec. 05, 2022. [Online]. Available: <https://www.qorvo.com/products/p/https://www.qorvo.com/products/p/QPC1022>