

Substrate effects in GaN-on-Si HEMT technology for RF FEM applications

S. Yadav¹, P. Cardinael², M. Zhao¹, K. Vondkar¹, U. Peralagu¹, A. Alian¹, R. Rodriguez¹, A. Khaled¹, S. Makovejev³, E. Ekoga³, D. Lederer², J-P Raskin², B. Parvais^{1,4}, and N. Collaert¹

¹imec, Leuven, Belgium, ²UCLouvain, Louvain-la-Neuve, Belgium, ³Incize, Louvain-la-Neuve, Belgium, ⁴VUB Brussels, Belgium

Email : sachin.yadav@imec.be

Abstract: GaN-on-Si HEMTs are emerging as a viable candidate for front-end-of-module (FEM) implementation in 5G and beyond user equipment and small-cell applications [1][2]. This is because GaN HEMTs based power amplifiers and switches have high power handling capability as well as excellent switch figure-of-merit ($R_{on} \times C_{off}$). The integration of GaN HEMTs on silicon substrates not only can benefit from standard CMOS back-end-of-the-line processing but also wafer-level integration with Si-CMOS [1][3]. Such co-integration can enable hybrid circuitry with complex functionality and better performance than the standalone counterparts. An example can be a hybrid beamformer where GaN HEMTs can enable much smaller antenna array. For 5G wireless applications, this implies an energy efficient and compact system as compared to standalone Si-CMOS technologies. However, for both amplifiers and switches, GaN-on-Si HEMTs present thermal management and substrate loss related issues. In this work, we study and model the impact of GaN HEMT integration on Si substrate on RF substrate losses and non-linearities. The growth of III-N buffer is the most significant factor in determining RF losses and harmonic distortion contribution from the substrate. High temperature annealing and ion implantation steps encountered during HEMT processing can also degrade the substrate performance. In addition, we demonstrate a direct co-relation between substrate losses and harmonic distortion analogous to silicon-on-insulator technologies (Figure 1). However, the bias dependence of RF losses and harmonics show a strong time dependence (memory effects) and is more complex to model [11].




Figure 1. H_2 vs ρ_{eff} for advanced HR-SOI technologies and GaN-on-Si technology at fundamental frequency of 0.9 GHz [6-10]. High resistivity SOI substrates follow a ~ 28 dB/decade change with ρ_{eff} [6]. For various GaN-on-Si substrates, distortion (at 0V DC bias) is co-related to the ρ_{eff} , but overall levels are lower than SOI samples probably due to a thicker buffer in GaN-on-Si samples. For comparison, distortion for a fully processed GaN-on-Si HEMT wafer is also shown.

References:

- [1] H. W. Then et al, IEEE IEDM Tech. Dig., 2021, pp. 230-234. [2] B. Parvais et al, IEEE IEDM Tech. Dig., 2020, pp. 155-158. [3] W. E. Hoke et al, J. Vac. Sci. Technol. B 30, 02B101 (2012). [4] Drillet F et al, IJMWIT 13, 517-522, 2021. [5] L. Cao et al, CSMANTECH conference Tech. Dig., 2020. [6] Roda Neve et al, IEEE TED, Vol. 59, NO. 4, pp. 924-932, 2012. [7] S. Yadav et al., in IEEE IEDM Tech. Dig., 2020, pp. 159-162. [8] Rack et al, ECS Trans., 92 (4), pp. 79-94, 2019. [9] Zhu et al, IEEE Microw. Wireless Compon. Lett., vol. 28, no. 8, pp. 377-379, 2018. [10] Raskin et al, IEEE SiRFIC, 2015. [11] P. Cardinael et al, IEEE ESSDERC 2021, pp. 303-306.