

Accurate SOI MOSFET Characterization at Microwave Frequencies for Device Performance Optimization and Analog Modeling

Jean-Pierre Raskin, *Member, IEEE*, Renaud Gillon, *Member, IEEE*, Jian Chen, Danielle Vanhoenacker-Janvier, *Senior Member, IEEE*, and Jean-Pierre Colinge, *Fellow, IEEE*

Abstract— The maturation of low-cost silicon-on-insulator (SOI) MOSFET technology in the microwave domain has brought about a need to develop specific characterization techniques. An original scheme is presented, which, by combining careful design of probing and calibration structures, rigorous *in situ* calibration, and a new powerful direct extraction method, allows reliable identification of the parameters of the non-quasi-static (NQS) small-signal model for MOSFET's. The extracted model is shown to be valid up to 40 GHz.

Index Terms— Integrated circuit measurements, microwave measurements, MOSFET's, scattering parameters measurements, silicon-on-insulator technology.

I. INTRODUCTION

SILICON-ON-INSULATOR (SOI) MOSFET's exhibit interesting features such as higher current drive [1] and lower parasitic source and drain capacitances [2] compared to bulk silicon MOSFET's, which allow SOI circuits to offer excellent high-frequency performances. MMIC technologies offering a complete range of active and passive devices have been developed combining CMOS processing with high-resistivity wafers (5000 and 10 000 $\Omega \cdot \text{cm}$) [3], [4]. The maturation of low-cost SOI MOSFET technology in the microwave domain has brought about a need to develop specific characterization techniques. Characterization at microwave frequencies relies on scattering (S -) parameters measurements. However, description of the measured frequency response in terms of an equivalent circuit is much more useful, both for analog design and performance analysis. In particular, choosing the equivalent circuit topology so as to reflect the underlying physics of the device, one may significantly simplify the characterization and the modeling tasks. This approach is advocated by several authors [5], [6], and one of the most striking examples of it is the F50 method from

[7], which allows to fully characterize the noise behavior of FET's, using only one noise measurement at the bias point of interest together with a "physical" equivalent circuit.

To benefit from the advantages of physical modeling using on-wafer S -parameters measurements, one must be able to identify correctly the equivalent circuit elements of a device that is representative of what will be used in functional circuitry. This imposes constraints on the design of the probing structure, on the deembedding and the parameter-extraction procedures. It is the purpose of this paper to present the original solutions that were developed for the characterization of SOI MOSFET's up to 40 GHz.

II. MEASUREMENT PROCEDURE

The MOSFET's to be characterized are embedded in a coplanar waveguide structure designed to minimize the ground inductance. Using standards implemented on the SOI wafer, a through-reflect-line (TRL) calibration is performed according to the algorithm of [8]. As a result, the reference planes are positioned close to the devices, effectively reducing the input and output shunt capacitances. To allow accurate conversion of S -parameters to admittance (Y) or impedance (Z) parameters, the reference impedance of the calibration is determined using the method of [9]. The strength of this procedure is that it is based on the general purpose TRL algorithm, which is well documented and renowned for its accuracy. It remedies to the fundamental limitations of the widely-used deembedding methods proposed by [10] and [11]. These deembedding methods are primarily intended for small devices. They omit to take the parasitics of the calibration devices themselves into account so that the correction is generally overestimated. The net result is an artificial reduction of some parasitic elements of the devices under test (DUT). This effect becomes nonnegligible when the active zone of the DUT has a large periphery, as is the case for microwave MOSFET's.

III. DEVICE FABRICATION AND MODELING

Thin-film SOI MOSFET's are fabricated with a CMOS-compatible process on low-resistivity (20 $\Omega \cdot \text{cm}$) SIMOX wafers. The initial 200-nm silicon film is thinned down to about 100 nm by oxidation and oxide strip. After a semi-recessed LOCOS isolation step, a 30-nm gate oxide

Manuscript received May 29, 1997; revised October 21, 1997. The review of this paper was arranged by Editor S. Cristoloveanu. This work was supported by the "Communauté Française de Belgique" under the program "Actions de Recherche Concertées 93/98-161," by the "Région Wallonne," and by the ESPRIT Project 24006 of the European Community. The work of J. Chen was supported by a Motorola Partnership in Research Grant.

J.-P. Raskin, R. Gillon, and D. Vanhoenacker-Janvier are with the Microwave Laboratory, Université catholique de Louvain, B-1348 Louvain-la-Neuve, Belgium.

J. Chen and J.-P. Colinge are with the Microelectronics Laboratory, Université catholique de Louvain, B-1348 Louvain-la-Neuve, Belgium.

Publisher Item Identifier S 0018-9383(98)02965-7.




Fig. 1. Layout view showing a MOSFET with $W = 240 \mu\text{m}$, $L_{\text{eff}} = 0.5 \mu\text{m}$, and ten gate-fingers, embedded in the probing structure. The reference planes are materialized by the vertical dashed lines.

is grown and boron is implanted to adjust the n- and p-channel threshold voltages. A 340-nm thick polysilicon is then deposited, doped (implantation, As, 100 keV, $1 \times 10^{16} \text{ cm}^{-2}$), and patterned. Arsenic (80 keV, $4 \times 10^{15} \text{ cm}^{-2}$) and boron (20 keV, $5 \times 10^{15} \text{ cm}^{-2}$) are implanted to form the source/drain regions, followed by an RTA (950 °C, 40 s) activation step. Then, a 150-nm thick SiO_2 -layer is deposited and etched by RIE to form spacers. After a short-time 2% HF dip, either a titanium or a nickel layer, or a titanium/cobalt stack layer is deposited using an e-gun system with thicknesses of 30, 25, or 7 nm/13 nm, respectively. The conventional two-step SALICIDE process is used for titanium [12]–[14] and cobalt [15] silicidation (Ti: 675 °C, 45 s and 900 °C, 15 s; Ti/Co bilayer: 675 °C, 45 s and 900 °C, 30 s). Nickel monosilicide [16], [17] is formed with a one-step annealing at 550 °C for 40 s. Unreacted metals are selectively removed by a $\text{H}_2\text{SO}_4 + \text{H}_2\text{O}_2$ (2:1) mixture. A nitride/oxide layer is then deposited and contact holes are opened to access the devices. An aluminum metallization is used to complete the process. The gate sheet resistance of the wafers with TiSi_2 , CoSi_2 , and NiSi are 6.2, 4.4, and 2.8 Ω/square , respectively. In order to obtain optimized high-frequency performances, a ten-fingers comb-like gate structure is used for the microwave MOSFET design. Fig. 1 shows a common source MOSFET embedded in the microwave probing structure.

The model used for the common-source SOI MOSFET in saturation is shown in Fig. 2. According to the physical

meaning attributed to the elements, the circuit can be split into three parts.

- 1) Index “ i ” denotes the intrinsic elements which model the useful transistor effect, and are thus dependent on the bias conditions and on the size of the active zone. In agreement with the theory from [18] and the experimental evidence from [19], a non-quasi-static (NQS) formulation is adopted, in order to account for channel propagation delays, and thus extend the validity of the model at least up to the cutoff frequency of the MOSFET’s.
- 2) Index “ e ” denotes the extrinsic elements, which are independent of bias, but scale with the active zone. In particular, R_{se} and R_{de} can be expected to be constant versus bias in view of the drain and source fabrication technology used.
- 3) Index “ a ” denotes the shunt admittances caused by the metal connections just outside of (adjacent to) the active zone. The frequency behavior of these admittances is determined by the characteristics of the SOI substrate. It is constant under normal biasing conditions, and not dependent on the width of the active zone.

In agreement with these definitions, the equations corresponding to the circuit of Fig. 2 are shed into the following form for subsequent developments as in (1)–(4), shown at the bottom of the page, where Y_μ is the Y-matrix measured at the reference planes.

IV. EXTRACTION METHOD

In order to identify the equivalent circuit elements in a reliable manner, an original direct extraction procedure has been set up. It extends the applicability of the approach recently proposed by Lee *et al.* [20] to the NQS small-signal model for MOSFET’s.

The method developed by Lee *et al.* allows to determine all the series extrinsic elements from small-signal measurements at a single bias point, and hence to deembed the matrix Y_π . It is based on a quasi-static (QS) formulation of the MOSFET model, so that the influence of R_{gsi} and τ is not accounted for explicitly in the developments. The result is that the extracted values for the series extrinsic circuit elements become bias-dependent under the influence of the NQS effects, which are not negligible even at a few GHz.

$$[Y_\mu - Y_\alpha]^{-1} = Z_\sigma + Y_\pi^{-1} \triangleq Z_{\sigma\pi} \quad (1)$$

$$Y_\alpha = \begin{bmatrix} Y_{\text{ga}} & 0 \\ 0 & Y_{\text{da}} \end{bmatrix} \quad (2)$$

$$Z_\sigma = \begin{bmatrix} R_{\text{ge}} + R_{\text{se}} & R_{\text{se}} \\ R_{\text{se}} & R_{\text{de}} + R_{\text{se}} \end{bmatrix} + j\omega \begin{bmatrix} L_{\text{ge}} + L_{\text{se}} & L_{\text{se}} \\ L_{\text{se}} & L_{\text{de}} + L_{\text{se}} \end{bmatrix} \quad (3)$$

$$Y_\pi = \begin{bmatrix} j\omega \left(\frac{C_{\text{gsi}}}{1 + j\omega R_{\text{gsi}} C_{\text{gsi}}} + C_{\text{gse}} + C_{\text{gde}} \right) & -j\omega C_{\text{gde}} \\ \frac{G_{\text{mi}} \cdot e^{-j\omega\tau}}{1 + j\omega R_{\text{gsi}} C_{\text{gsi}}} - j\omega C_{\text{gde}} & G_{\text{dsi}} + j\omega(C_{\text{dse}} + C_{\text{gde}}) \end{bmatrix} \quad (4)$$




Fig. 2. Small-signal equivalent circuit model for a common-source SOI MOSFET in saturation.

To assess the limits of the applicability of the QS extraction scheme, extractions were performed on S -parameter data generated using the NQS equivalent circuit of Fig. 2 in a band stopping at 15 GHz. Several sets of circuit element values were used, corresponding to device widths ranging from 60 to 240 μm and bias-points with $V_{gs} = V_{ds}$ varying from 0.5 to 3 V. Extrinsic and intrinsic elements were obtained according to the method detailed in Section IV-B. The extracted values (denoted by ') were compared to the original circuit element values used to generate the S -parameter data set. Amongst the series extrinsic elements, R'_{ge} , R'_{de} , L'_{ge} , L'_{de} , and L'_{se} suffered less than 10% error with respect to their original values; R'_{se} was found to increase up to 150% of the original R_{se} . The extracted values of the shunt extrinsic elements, C'_{gse} , C'_{dse} , C'_{gde} , as well as all QS intrinsic elements and even τ' showed only a small error, below 2%. R'_{gsi} was affected by errors on the order of 75%. The sensitivity of the extracted intrinsic elements values with respect to a perturbation of the series extrinsic elements and to S -parameters measurement errors was also investigated. The results of this analysis show that the extraction scheme based on the QS approximation can be used up to 15 GHz in order to estimate the following parameters with reasonable accuracy: C_{gsi} , G_{mi} , G_{dsi} , C_{gse} , C_{gde} , and C_{dse} and above 15 GHz to extract τ .

In accordance with these findings, the new extraction procedure proceeds as follows: determination of the feed admittances; extraction of the intrinsic and shunt extrinsic elements in the QS framework, determination of the NQS elements, and correction of the series extrinsic elements.

A. Gate and Drain Feed Admittances

To evaluate Y_{ga} and Y_{da} , the dependency of the measured admittance matrix $\mathbf{Y}_\mu$ is considered in function of the width of the active zone (W_f), which is equal to the total width (W) divided by the number of gate fingers

$$Y_\mu(W_f) = Y_\alpha + Y_{\sigma\pi}(W_f). \quad (5)$$

In particular, for transistors measured in deep depletion at $V_{ds} = 0$ V, one can reasonably assume that $\mathbf{Y}_{\sigma\pi}$ is directly proportional to W_f . So that the elements of $\mathbf{Y}_\alpha$ can be obtained from a linear regression on the elements of




Fig. 3. Evolution of the total capacitances measured in depletion for various active zone widths (W_f).

Y_μ measured on transistors of varying W_f . The advantage of this procedure is that it is not necessary to postulate any specific frequency behavior for the gate and drain feed admittances. In the vicinity of dielectric relaxation frequencies of the substrate, this behavior can be quite complex, and accurate modeling of these effects is out of the scope of this article. Fig. 3 illustrates the application of this method. Three transistors were measured, having all ten gate fingers, a 0.5- μm effective channel length, and active zone widths equal to 6, 12, and 24 μm . The plotted capacitances $C_{\mu g}$, $C_{\mu d}$, and $C_{\mu g d}$ were obtained by fitting the slope of, respectively, $\text{Im}(Y_{\mu 11} + Y_{\mu 12})$, $\text{Im}(Y_{\mu 22} + Y_{\mu 21})$, and $-\text{Im}(Y_{\mu 21})$ versus frequency, in the band from 3 to 20 GHz. The evolution of these capacitances is almost exactly linear in function of W_f . The fact that the $C_{\mu g d}$ curve crosses the origin corroborates the assumption that the off-diagonal elements of $\mathbf{Y}_\alpha$ are zero.

B. Quasi-Static Modeling

In agreement with the work of Seonghearn *et al.* [20], the following analytical expressions are derived from (1) in the quasi-static case (developments are shown in detail in the




Fig. 4. Parametric plot of resistances in the 0.5–40 GHz band for a nMOSFET with $W = 240 \mu\text{m}$ and $L_{\text{eff}} = 0.5 \mu\text{m}$ at $V_{\text{gs}} = 1 \text{ V}$ and $V_{\text{ds}} = 2 \text{ V}$.




Fig. 5. Parametric plot of inductances in the 0.5–40 GHz band for a nMOSFET with $W = 240 \mu\text{m}$ and $L_{\text{eff}} = 0.5 \mu\text{m}$ at $V_{\text{gs}} = 1 \text{ V}$ and $V_{\text{ds}} = 2 \text{ V}$.

Appendix)

$$\text{Re}(Z_{\sigma\pi ij}) = \text{Re}(Z_{\sigma ij}) + \frac{A_{ij}}{\omega^2 + B} \quad (6)$$

for $i, j \in \{1, 2\}$

$$\frac{1}{\omega} \cdot \text{Im}(Z_{\sigma\pi ij}) = \frac{1}{\omega} \text{Im}(Z_{\sigma ij}) - \frac{E_{ij}}{\omega^2 + B} - \frac{F_{ij}}{\omega^2 \cdot (\omega^2 + B)} \quad (7)$$

for $i, j \in \{1, 2\}$

where B , A_{ij} , E_{ij} , and F_{ij} are real and frequency independent expressions involving only the intrinsic and shunt extrinsic elements.

All series resistances and inductances can thus be obtained from the asymptotic values taken by (6) and (7) at infinite frequency. In order to evaluate these asymptotic values, the authors of [20] use an optimizer to fit the expressions on the right-hand side of (6) and (7) individually to the evolutions of measured data over the available frequency band. It is however possible to transform the determination of the asymptotic values into simple linear regression problems.

In the case of the series resistors, this is done by considering the parametric curves defined in a two-dimensional plane $[x_1, x_2]$ by $\{\text{Re}[Z_{\sigma\pi ij}(\omega)], \text{Re}[Z_{\sigma\pi kl}(\omega)]\}$, where $\{i, j\} \neq \{k, l\}$. Using (6), it is straightforward to establish that these curves must be straight lines, and that their intercept at the origin $[0, x_{20}]$ and slope dx_2/dx_1 is given by

$$x_{20} = \text{Re}(Z_{\sigma kl}) - \frac{A_{kl}}{A_{ij}} \cdot \text{Re}(Z_{\sigma ij}) \quad (8)$$

$$\frac{dx_2}{dx_1} = \frac{A_{kl}}{A_{ij}} \quad (9)$$

Substituting the values of the intercept and the slope obtained from a linear regression on the measured data points into (8) and (9) yields a linear equation relating the series resistances. Combining three such equations formed by varying the indices i, j, k, l , it is possible to construct a fully determined

set of linear equations from which the series resistances can be determined. The most reliable results are obtained from measurements of saturated MOSFET's and with the following pairs: $[\text{Re}(Z_{\sigma\pi21}), \text{Re}(Z_{\sigma\pi11})]$, $[\text{Re}(Z_{\sigma\pi21}), \text{Re}(Z_{\sigma\pi12})]$, and $[\text{Re}(Z_{\sigma\pi12}), \text{Re}(Z_{\sigma\pi22})]$. Fig. 4 illustrates the quality of the linear regressions performed on data measured from 500 MHz to 40 GHz.

For the series inductances the situation is a little different, because of the more complicated frequency behavior of the right hand side in (7), when $j = 1$. As can be seen in Fig. 5, the pair $[\text{Im}(Z_{\sigma\pi22})/\omega, \text{Im}(Z_{\sigma\pi12})/\omega]$ produces one useful equation based on the following relations:

$$x_{20} = L_{se} - \frac{E_{12}}{E_{22}} \cdot (L_{de} + L_{se}) \quad (10)$$

$$\frac{dx_2}{dx_1} = \frac{E_{12}}{E_{22}} \quad (11)$$

A second equation can be obtained by considering the parametric curve defined in the three-dimensional space $[x_1, x_2, x_3]$ by $[\text{Im}(Z_{\sigma\pi21})/\omega, \text{Im}(Z_{\sigma\pi12})/\omega, \text{Im}(Z_{\sigma\pi11})/\omega]$ measured on the saturated MOSFET. Equation (7) imposes that this curve is contained in a plane, of which the intercept at the origin $[0, 0, x_{30}]$ and the slope coefficients dx_3/dx_1 and dx_3/dx_2 can be determined from a linear regression on the measured data

$$x_{30} = L_{ge} + L_{se} \cdot \left[1 - \frac{F_{11}}{F_{21}} - \left(\frac{E_{11}}{E_{12}} - \frac{F_{11}E_{21}}{F_{21}E_{12}} \right) \right] \quad (12)$$

$$\frac{dx_3}{dx_1} = \frac{F_{11}}{F_{21}}, \quad \frac{dx_3}{dx_2} = \frac{E_{11}}{E_{12}} - \frac{F_{11}E_{21}}{F_{21}E_{12}} \quad (13)$$

At this point, it is not possible to combine the measured curves to produce a third linearly independent equation to form a fully determined set of equations. However, extractions of the series inductances performed on depleted transistors by identifying the square pulsation term in $(\omega Z_{\sigma\pi ij})$ showed that, due to the layout design, L'_{se} is negligible with respect to L'_{de} and




Fig. 6. Extracted capacitance values versus frequency for a nMOSFET with $W = 240 \mu\text{m}$ and $L_{\text{eff}} = 0.5 \mu\text{m}$ at $V_{\text{gs}} = 1 \text{ V}$ and $V_{\text{ds}} = 2 \text{ V}$. The dotted lines are mean values over the 3–15 GHz band.




Fig. 7. Extracted conductance values versus frequency for a nMOSFET with $W = 240 \mu\text{m}$ and $L_{\text{eff}} = 0.5 \mu\text{m}$ at $V_{\text{gs}} = 1 \text{ V}$ and $V_{\text{ds}} = 2 \text{ V}$. The dotted lines are mean values over the 3–15 GHz band.

L'_{ge} , being at least 30 times smaller. Accordingly, the third equation used for the evaluation of the inductances is simply $L'_{\text{se}} = 0$. The main advantage of the method based on the parametric curves with respect to the optimization of [20], is that decreasing the device size does not compromise accuracy. Indeed, (8)–(13) are not influenced by the device size, as it cancels out in the ratios A_{ij}/A_{kl} , E_{ij}/E_{kl} , and F_{ij}/F_{kl} . The optimization criteria used by Lee are, on the contrary, based on (6) and (7), where the A_{ij} , E_{ij} , and F_{ij} terms tend to mask the influence of the series elements in the case of small devices. Other important features of the present method are that it takes advantage of the dissymmetry $Z_{\sigma\pi}$ to enhance accuracy, and also that the shared frequency dependence of the $Z_{\sigma\pi ij}$ is correctly and coherently accounted for during the extraction. This latter alleviates the need to discard data below a certain frequency during the extraction of L'_{ge} [20].

Using the extracted values of R'_{ge} , R'_{de} , L'_{ge} , and L'_{de} and assuming $R'_{\text{se}} = R'_{\text{de}}$ and $L'_{\text{se}} = 0$ the matrix Z_{σ} is recon-




Fig. 8. Extracted values of the NQS parameters versus frequency for a nMOSFET with $W = 240 \mu\text{m}$ and $L_{\text{eff}} = 0.5 \mu\text{m}$ at $V_{\text{gs}} = 1 \text{ V}$ and $V_{\text{ds}} = 2 \text{ V}$. The dotted lines are mean values of τ' and R'_{gsi} over the 15–40 GHz band. The dash-dot line is the final value R''_{gsi} .

structed and subtracted from $Z_{\sigma\pi}$ to deemed Y_{π} . Inversion of the analytical expressions of the components of Y_{π} at all frequency points yields the curves of Figs. 6–8. Deviations of these curves from the horizontal are attributed at the low end of the band to the low-frequency limit of the TRL calibration, while at the high end, the deviation is attributed to the inappropriate (QS) modeling. C'_{gsi} , G'_{mi} , G'_{dsi} , C'_{gse} , C'_{gde} , and C'_{dse} are obtained from the curves by taking the mean on the 3–15 GHz band and τ' by taking the mean on the 15–40 GHz band because below 15 GHz τ is very sensitive to the measurement errors on S -parameters. As indicated in Fig. 3, C'_{gse} is chosen equal to C'_{gde} . The validity of this assumption has been verified by individual extraction of the capacitances in depletion, and is confirmed by the negligible slope of $C_{\mu g}$ versus W_f in Fig. 3. According to the considerations developed previously, C'_{gsi} , G'_{mi} , G'_{dsi} , τ' , C'_{gse} , C'_{gde} , and C'_{dse} are adopted as final values for the corresponding circuit elements.

C. Non-Quasi-Static Modeling

The important variations of the R'_{gsi} curve reveal that the proposed QS extraction scheme cannot be applied to the estimation of this NQS parameter. To solve this problem, an alternative approach based on the complete NQS expression of $\text{Im}(Z_{\sigma\pi 12})$ is used. This expression involves L_{se} , which is known to be negligibly small, and all intrinsic elements. R''_{gsi} is obtained by fitting the analytical expression of $\text{Im}(Z_{\sigma\pi 12})$ to the measured data over the whole band, using only R_{gsi} as a optimization variable. Fig. 9 reveals the good agreement obtained between the measured curve and the simulation results based on R''_{gsi} .

Substituting R''_{gsi} , C'_{gsi} , G'_{mi} , G'_{dsi} , τ' , C'_{gse} , C'_{gde} , and C'_{dse} in the complete NQS expressions of $\text{Re}(Z_{\sigma\pi ij})$ and $\text{Im}(Z_{\sigma\pi ij})$, new values (denoted by $''$) are obtained for R_{ge} , R_{de} , R_{se} , L_{ge} , and L_{de} , which are adopted as the final values of the extraction for these parameters.




Fig. 9. Comparing the agreement between measurements and simulation for the initial (x) and final (+) values of parameter R_{gsi} for a nMOSFET with $W = 240 \mu\text{m}$ and $L_{\text{eff}} = 0.5 \mu\text{m}$ at $V_{gs} = 1 \text{ V}$ and $V_{ds} = 2 \text{ V}$.




Fig. 10. Measured (O) and modeled (+) S -parameters from 0.5 to 40 GHz for a nMOSFET with $W = 240 \mu\text{m}$ and $L_{\text{eff}} = 0.5 \mu\text{m}$, at $V_{gs} = 1 \text{ V}$ and $V_{ds} = 2 \text{ V}$. $L_{ge} = 36 \text{ pH}$, $L_{de} = 44 \text{ pH}$, $L_{se} = 0 \text{ pH}$, $R_{ge} = 11.2 \Omega$, $R_{de} = 3.8 \Omega$, $R_{se} = 3.5 \Omega$, $C_{gsi} = 109 \text{ fF}$, $C_{gse} = C_{gde} = 40.5 \text{ fF}$, $C_{dse} = 37 \text{ fF}$, $G_{mi} = 17 \text{ mS}$, $G_{dsi} = 2.9 \text{ mS}$, $\tau = 2.07 \text{ ps}$, $R_{gsi} = 8.5 \Omega$.

V. RESULTS

The extraction procedure described in the previous section is used to monitor and analyze the device performance, in order to guide the process engineers in their effort to produce high-performance low-voltage low-power SOI MOSFET's. This new characterization scheme has been successfully applied to both enhancement-mode n-channel and accumulation-mode p-channel SOI MOSFET's of various sizes. Fig. 10 shows the good match which is typically obtained between the measured S -parameter curves and the simulations based on the extracted parameters, up to 40 GHz. The ability of the method to identify correctly R_{gsi} and τ has been tested by performing

TABLE I
FINAL EXTRACTED VALUES IN DIFFERENT BIASING CONDITIONS
FOR A nMOSFET WITH $W = 240 \mu\text{m}$ AND $L_{\text{eff}} = 0.5 \mu\text{m}$

Applied Voltages	NQS elements		Final values of the extraction				
	τ' [ps]	R''_{gsi} [Ω]	R''_{ge} [Ω]	R''_{de} [Ω]	R''_{se} [Ω]	L''_{ge} [pH]	L''_{de} [pH]
$V_{ds} = 2 \text{ V}$ $V_{gs} = 1 \text{ V}$	1.95	8.5	11.2	3.8	3.5	36.1	44
$V_{ds} = 1 \text{ V}$ $V_{gs} = 1 \text{ V}$	2.07	10.8	11.24	3.78	3.46	36.4	44.2
$V_{ds} = 1.5 \text{ V}$ $V_{gs} = 0.5 \text{ V}$	2.16	15.6	11.28	3.68	3.57	36	44.7




Fig. 11. Current-gain transition frequency (f_T), maximum oscillation frequency (f_{max}), and dc power consumption as a function of supply voltage ($V_{ds} = V_{gs}$) for a nMOSFET with Ni silicidation, $W = 240 \mu\text{m}$ and $L_{\text{eff}} = 0.5 \mu\text{m}$.

extractions on a single device at different bias points. The results are summarized in Table I. Despite important variations of R_{gsi} versus bias, the series extrinsic resistances remain constant, as anticipated from technological considerations. Table II illustrates the correlation between various silicidation technologies, the extracted series resistances and global device performances [21]. Fig. 11 reveals state-of-the-art low-voltage performance for $0.5\text{-}\mu\text{m}$ n-channel SOI MOSFET's fabricated using conventional CMOS technology combined with nickel-silicidation of gate, source and drain. A current-gain transition frequency of 14 GHz and a maximum oscillation gain frequency of 30 GHz at 1 V supply voltage render these devices suitable for low-power telecommunications applications.

VI. CONCLUSION

An accurate characterization procedure for SOI MOSFET's has been demonstrated. Combining careful design of probing and calibration structures, rigorous *in situ* calibration, and a new powerful direct extraction method, reliable identification of the parameters of the NQS small-signal model has been achieved. All intrinsic and extrinsic parameters, the shunt input and output feed admittances excepted, are extracted from S -parameters measurements at a single bias point in saturation. The extracted model fits the measured data well over the whole 40 GHz measurement band. This new characterization scheme

TABLE II
EXTRACTED VALUES OF SERIES PARASITIC RESISTANCES, UNITY-CURRENT GAIN FREQUENCY (f_T), AND MAXIMUM OSCILLATION GAIN FREQUENCY (f_{max})
AT $V_{gs} = V_{ds} = 1$ V FOR n- AND p-SOI MOSFET'S WITH $W = 240 \mu\text{m}$ AND $L_{eff} = 0.5 \mu\text{m}$, USING VARIOUS SILICIDE PROCESSES

	TiSi ₂ (6.2 $\Omega/\text{sq.}$)					CoSi ₂ (4.4 $\Omega/\text{sq.}$)					NiSi (2.8 $\Omega/\text{sq.}$)				
	R_{ge}	R_{de}	R_{se}	f_T	f_{max}	R_{ge}	R_{de}	R_{se}	f_T	f_{max}	R_{ge}	R_{de}	R_{se}	f_T	f_{max}
nMOSFET	11.2	3.8	3.5	12	14.3	8.1	2.1	1.5	14	19.3	4.1	1	1.2	14	30
pMOSFET						8.4	2.5	2.4	5.7	9.2	3.4	1.8	1.3	8.6	14.7

has proven to be an efficient tool for analog modeling and for the optimization of device performances.

APPENDIX

As explained in Section IV, analytical QS expressions for the elements of $Z_{\sigma\pi}$ are obtained by substituting the definition of the matrices Z_{σ} (3) and Y_{π} (4) in (1) and setting $R_{gsi} = \tau = 0$.

$$Z_{\sigma\pi 11} = R_{ge} + R_{se} + j\omega(L_{ge} + L_{se}) + \frac{G_{dsi} + j\omega(C_{gde} + C_{dse})}{D} \quad (A1)$$

$$Z_{\sigma\pi 12} = R_{se} + j\omega L_{se} + \frac{j\omega C_{gde}}{D} \quad (A2)$$

$$Z_{\sigma\pi 21} = R_{se} + j\omega L_{se} - \frac{G_{mi} - j\omega C_{gde}}{D} \quad (A3)$$

$$Z_{\sigma\pi 22} = R_{de} + R_{se} + j\omega(L_{de} + L_{se}) + \frac{j\omega(C_{gsi} + C_{gse} + C_{gde})}{D} \quad (A4)$$

$$D = Y_{\pi 11}Y_{\pi 22} - Y_{\pi 12}Y_{\pi 21}$$

$$D = -\omega^2[(C_{gsi} + C_{gse})(C_{dse} + C_{gde}) + C_{gde}C_{dse}] + j\omega[G_{mi}C_{gde} + G_{dsi}(C_{gsi} + C_{gse} + C_{gde})]$$

Next, splitting (A1)–(A4) in their real and imaginary part, one obtains eight equations which can be summarized as follows:

$$\text{Re}(Z_{\sigma\pi ij}) = \text{Re}(Z_{\sigma ij}) + \frac{A_{ij}}{\omega^2 + B} \quad \text{for } i, j \in \{1, 2\} \quad (A5)$$

$$\frac{1}{\omega} \cdot \text{Im}(Z_{\sigma\pi ij}) = \frac{1}{\omega} \text{Im}(Z_{\sigma ij}) - \frac{E_{ij}}{\omega^2 + B} - \frac{F_{ij}}{\omega^2 \cdot (\omega^2 + B)} \quad \text{for } i, j \in \{1, 2\}. \quad (A6)$$

As can be seen in (A7)–(A19), shown at the bottom of the page, the coefficients B , A_{ij} , E_{ij} , and F_{ij} are independent of frequency. As stated in Section IV-B, the extraction of the series resistors works best when the device is saturated. This easily explained, considering that three parametric curves are

$$B = \frac{[G_{mi}C_{gde} + G_{dsi}(C_{gsi} + C_{gse} + C_{gde})]^2}{Den^2} \quad (A7)$$

$$A_{11} = \frac{C_{gde}[G_{mi}C_{dse} + C_{gde}(G_{mi} + G_{dsi})]}{Den^2} \quad (A8)$$

$$A_{12} = \frac{C_{gde}[G_{mi}C_{gde} + G_{dsi}(C_{gsi} + C_{gse} + C_{gde})]}{Den^2} \quad (A9)$$

$$A_{21} = \frac{G_{mi}[(C_{gsi} + C_{gse})(C_{dse} + C_{gde}) + C_{gde}C_{dse}] + C_{gde}[G_{mi}C_{gde} + G_{dsi}(C_{gsi} + C_{gse} + C_{gde})]}{Den^2} \quad (A10)$$

$$A_{22} = \frac{(C_{gsi} + C_{gse} + C_{gde})[G_{mi}C_{gde} + G_{dsi}(C_{gsi} + C_{gse} + C_{gde})]}{Den^2} \quad (A11)$$

$$E_{11} = \frac{C_{dse} + C_{gde}}{Den} \quad (A12)$$

$$E_{12} = E_{21} = \frac{C_{gde}}{Den} \quad (A13)$$

$$E_{22} = \frac{C_{gsi} + C_{gse} + C_{gde}}{Den} \quad (A14)$$

$$F_{11} = \frac{G_{dsi}[G_{mi}C_{gde} + G_{dsi}(C_{gsi} + C_{gse} + C_{gde})]}{Den^2} \quad (A15)$$

$$F_{12} = 0 \quad (A16)$$

$$F_{21} = \frac{-G_{mi}[G_{mi}C_{gde} + G_{dsi}(C_{gsi} + C_{gse} + C_{gde})]}{Den^2} \quad (A17)$$

$$F_{22} = 0 \quad (A18)$$

with

$$Den = (C_{gsi} + C_{gse})(C_{gde} + C_{dse}) + C_{gde}C_{dse} \quad (A19)$$

needed to provide three independent equations involving the resistors. This number of equations cannot be obtained unless $Z_{\sigma\pi 12}$ and $Z_{\sigma\pi 21}$ are substantially different from each other, which is only the case when G_{mi} is nonzero. The ability of the new extraction method to determine all series resistances from S -parameters measurements at a single bias-point, constitutes a significant improvement over previously published methods [5], [6], [22], [23], which concentrate on measurements at $V_{ds} = 0$ V, when G_{mi} is zero.

ACKNOWLEDGEMENTS

The authors wish to thank A. Crahay, B. Katschmarskyj, P. Loumaye, D. Spote, and H. Sablain for device processing.

REFERENCES

- [1] J. C. Sturm, K. Tokunaga, and J.-P. Colinge, "Increased drain saturation current in ultrathin silicon-on-insulator (SOI) MOS transistors," *IEEE Electron Device Lett.*, vol. 9, pp. 460–462, 1988.
- [2] A. J. Auberton-Hervé, "SIMOX-SOI technologies for high-speed and radiation-hard technologies: Status and trends in VLSI and ULSI applications," in *Proc. 4th Int. Symp. Silicon-On-Insulator Technology and Devices*, D. N. Schmidt, Ed. Pennington, NJ: The Electrochem. Soc., 1990, vol. 90, no. 6, p. 455.
- [3] M. H. Hanes, A. K. Agrawal, T. W. O'Keefe, H. M. Hobgood, J. R. Szodon, T. J. Smith, R. R. Siergiej, P. G. McMullin, H. C. Nathanson, M. C. Driver, and N. R. Thomas, "MICROXTM—An all-silicon technology for monolithic microwave integrated circuits," *IEEE Electron Device Lett.*, vol. 14, pp. 219–221, 1993.
- [4] A. L. Caviglia, R. C. Potter, and L. J. West, "Microwave performance of SOI n-MOSFET's and coplanar waveguides," *IEEE Electron Device Lett.*, vol. 11, pp. 26–28, 1991.
- [5] G. Dambrine, A. Cappy, F. Heliodore, and E. Playez, "A new method for determining the FET small-signal equivalent circuit," *IEEE Trans. Microwave Theory Tech.*, vol. 36, pp. 1151–1159, July 1988.
- [6] M. Berroth and R. Bosch, "Broad-band determination of the FET small-signal equivalent circuit," *IEEE Trans. Microwave Theory Tech.*, vol. 38, pp. 891–895, July 1990.
- [7] G. Dambrine, H. Happy, F. Danneville, and A. Cappy, "A new method for on wafer noise measurement," *IEEE Trans. Microwave Theory Tech.*, vol. 41, pp. 375–381, Mar. 1993.
- [8] G. F. Engen and C. A. Hoer, "Thru-reflect-line: An improved technique for calibrating the dual six-port automatic network analyzer," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-27, pp. 987–993, Apr. 1979.
- [9] R. Gillon, J.-P. Raskin, D. Vanhoenacker, and J.-P. Colinge, "Determining the reference impedance of on-wafer TLR calibrations on lossy substrates," in *26th EuMC*, Prague, Czech Republic, Sept. 9–12, pp. 170–173.
- [10] H. Cho and D. E. Burk, "A three-step method for the de-embedding of high-frequency S -parameter measurements," *IEEE Trans. Electron Devices*, vol. 38, pp. 1371–1375, June 1991.
- [11] P. J. van Wijnen, H. R. Claessen, and E. A. Wolsheimer, "A new straightforward calibration and correction procedure for "on wafer" high-frequency S -parameter measurements (45 MHz–18 GHz)," in *Proc. IEEE 1987 Bipolar Circuits and Technology Meet.*, Minneapolis, MN, Sept. 1987, pp. 70–73.
- [12] C. K. Lau, Y. C. See, D. B. Scott, J. M. Bridges, S. M. Perna, and R. D. Davis, "Titanium disilicide self-aligned source-drain + gate technology," in *IEDM Tech. Dig.*, 1982, pp. 714.
- [13] M. E. Alperin, T. C. Hollaway, R. A. Haken, C. D. Gosmeyer, R. V. Karnaugh, and W. D. Parmantie, "Development of the self-aligned titanium silicide process for VLSI applications," *IEEE Trans. Electron Devices*, vol. ED-32, pp. 141, 1985.
- [14] J. B. Lasky, J. S. Nakos, O. J. Cain, and P. J. Geiss, "Comparison of transformation to low-resistivity phase and agglomeration of $TiSi_2$ and $CoSi_2$," *IEEE Trans. Electron Devices*, vol. 38, pp. 262, 1991.
- [15] K. Maex, *Semicond. Int.*, vol. 75, 1995.
- [16] T. Ohguro, S. Nakamura, M. Koike, T. Morimoto, A. Nishiyama, Y. Ushiku, T. Yoshitomi, M. Ono, M. Saito, and K. Iwai, "Analysis of resistance behavior in Ti- and Ni-salicydized polysilicon films," *IEEE Trans. Electron Devices*, vol. 41, p. 2305, 1994.
- [17] T. Morimoto, T. Ohguro, H.S. Momose, T. Iinuma, I. Kunishima, K. Suguro, I. Katakabe, M. Tsuchiaki, M. Ono, Y. Katsumata, and H. Iwai, "Self-aligned Nickel-mono-silicide technology for high-speed deep submicrometer," *IEEE Trans. Electron Devices*, vol. 42, p. 915, 1995.
- [18] Y. P. Tsividis, *Operation and Modeling of the MOS Transistor*. New York: McGraw-Hill, 1987, p. 401, ch. 9.
- [19] J. P. Eggermont, D. Flandre, J.-P. Raskin, and J.-P. Colinge, "Potential and modeling of 1- μ m 1-GHz SOI CMOS OTA's," *Electron. Lett.*, vol. 33, no. 9, Apr. 24, 1997.
- [20] S. Lee, H. K. Yu, C. S. Kim, J. G. Koo, and K. S. Nam, "A novel approach to extracting small-signal model parameters of silicon MOSFET's," *IEEE Microwave Guided Wave Lett.*, vol. 7, pp. 75–77, Mar. 1997.
- [21] J. Chen, J.-P. Colinge, D. Flandre, R. Gillon, J.-P. Raskin, and D. Vanhoenacker, "Comparison of $TiSi_2$, $CoSi_2$, and $NiSi$ for thin-film silicon-on-insulator applications," *J. Electrochem. Soc.*, vol. 144, no. 7, pp. 2437–2442, July 1997.
- [22] D. Lovelace, J. Costa, and N. Camilleri, "Extracting small-signal model parameters of silicon MOSFET transistors," *IEEE MTT-S Dig.*, pp. 865–868, 1994.
- [23] J.-P. Raskin, R. Gillon, D. Vanhoenacker, and J.-P. Colinge, "Direct extraction method of SOI MOSFET transistors parameters," in *Proc. Electrochem. Soc.*, Los Angeles, CA, 1996, vol. 96-3, pp. 225–231.



Jean-Pierre Raskin (M'97) was born in Aye, Belgium, in 1971. He received the Industrial Engineer degree from the Institut Supérieur Industriel d'Arlon, Belgium, in 1993, and the B.S. and Ph.D. degrees in applied sciences from the Université catholique de Louvain, Louvain-la-Neuve, Belgium, in 1994 and 1997, respectively.

From 1994 to 1997, he was a Research Engineer at the Laboratoire d'Hyperfréquences, Université catholique de Louvain, Belgium. He worked on the modeling, characterization, and realization of MMIC's in silicon-on-insulator (SOI) technology for low-power, low-voltage applications. In 1998, he joined the EECS Department, the University of Michigan, Ann Arbor. His current research involves the development and characterization of micromachining techniques for the fabrication of microwave and millimeter-wave circuits.



Renaud Gillon (S'89–M'92) was born in Brussels, Belgium, in 1968. He received the Electrical Engineer degree from the Université catholique de Louvain, Louvain-la-Neuve, Belgium, in 1991. He is currently pursuing the Ph.D. degree at the Laboratoire d'Hyperfréquences, Université catholique de Louvain. His research interests include SOI MOSFET modeling and characterization at microwave frequencies, SOI MOSFET mixers, and rigorous calibration techniques for on-wafer scattering parameters measurement.



Jian Chen was born in Zheng Jiang, China, in 1966. He received the B.S. and M.S. degrees in 1988 and 1992, respectively, both from the Electronics Engineering Department of Fudan University, Shanghai, China, and the Ph.D. degree in applied sciences from the Université catholique de Louvain, Louvain-la-Neuve, Belgium, in 1997. His research subject is on the development of CMOS-compatible thin-film SOI technology for low-power, telecommunication, and high-temperature applications.



Danielle Vanhoenacker-Janvier (M'88–SM'90) was born in Brussels, Belgium, in 1955. She received the degree of Electrical Engineering in 1978, and the Ph.D. degree in applied sciences from the Université catholique de Louvain, Belgium, in 1987.

She is associated with the Université catholique de Louvain, where she was an Assistant from 1979 to 1987, a Senior Scientist from 1987 to 1994, and has been an Associate Professor at the Microwave Laboratory since 1994. She is involved in the study of atmospheric effects on propagation above 10 GHz and the modelization of the transmission channel for fixed and mobile communications, and she is presently responsible for the propagation research. She extended her research activity to microwave planar circuits in 1989, being mainly involved in the analysis and measurement of microwave planar active and passive circuits. She is presently involved in the modelization and measurement of active and passive integrated circuits on SOI.

Prof. Vanhoenacker-Janvier is an associated member of the National Committee of the International Union of Radio Science and Administrator of the Belgian Society of Telecommunication and Electronic Engineers (SITEL) .

Jean-Pierre Colinge (M'86–SM'89–F'96), for a photograph and biography, see this issue, p. 1016.